

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

# J113 MLB SCHEMATIC

## 10/03/14

1\_1\_PPDCIN\_G3H经07010自导通产生PPDCIN\_G3H\_ISOL  
1\_2\_PPDCIN\_G3H\_ISOL给ISL6299供电和开启及U7090供电和开启产生PP3V42\_G3H  
1\_3\_PP3V42\_G3H给ISL6259提供复位\_SMB\_RESET\_N  
1\_4\_ISL6259的第6脚CELL接地, 设置电芯串联数量为2  
1\_5\_以上条件满足后ISL6259开启07180并控制产生PPBUS\_G3H; 开漏输出SMC\_BC\_ACOK给EC作适配器检测

3\_1\_PP3V42\_G3H给U1900供电后输出PPVRTC\_G3H和PCH\_CLK32K\_RTCX1  
3\_2\_PPVRTC\_G3H给PCH提供VCCRTC供电和RTCRST#、SRTCST#复位  
3\_3\_PPVRTC\_G3H给PCH的INTVRME供电, 开启PCH内部1.05v浅睡眠待机供电  
3\_4\_PPVRTC\_G3H给PCH的DSWVRMEN供电, 开启PCH内部1.05v深度睡眠待机供电  
3\_5\_PCH\_CLK32K\_RTCX1给PCH提供RTC时钟  
3\_6\_EC得到SMC\_BC\_ACOK后, 自动发出SMC\_PM\_G2\_EN, 送给U7501第12脚EN, 用于开启待机芯片的线性电压; SMC\_PM\_G2\_EN改名S5\_PWR\_EN又改名P3V3S5\_EN\_R, 送给U7501  
3\_7\_U7501得到PPBUS\_G3H转过来的VIN、EN后输出线性电压; 得到EN2后, 控制第二路PWM输出PP3V3S5  
3\_8\_当PP3V3\_S5正常后, U7501开漏输出S5\_PWRGD.  
3\_9\_PP3V3\_S5给PCH的深度睡眠待机VCCDSW3\_3供电  
3\_10\_U7501开漏输出的S5\_PWRGD经PP3V42\_G3H上拉送给EC, EC发出PM\_DSW\_PWRGD给PCH的DPWROK  
3\_11\_PCH得到VCCDSW3V2和DPWROK后发出PM\_SLP\_SUS\_L  
3\_12\_PM\_SLP\_SUS\_L改名为P3V3SUS\_EN后送给U8020把PP3V3\_S5转化为PP3V3\_SUS  
3\_13\_PP3V3\_SUS, 给PCH的VCCSUS3、VCCSPI供电; 给BIOS的U6100供电; 给U7840后产生PP1V05\_SUS线性电压; 给U8130的SENSE脚, 用于检测PP3V3\_SUS的电压。  
3\_14\_U8130检测到SENSE的电压高于3.07V后, 开漏输出RESET\*, 经上拉产生RSMRST\_L送给PCH的RSMRST#  
3\_15\_EC检测到适配器电压、电池电压, EC会发出SMC\_ADAPTER\_EN给PCH的ACPRSENT; EC还会发出PM\_BATLOW\_L给PCH的BATLOW\*  
3\_16\_PCH收到以上信号后, 发出PCH\_SUSWARN\_L和PM\_CLK32K\_SUSCLK\_R给EC。

Page	Contents	Sync
1	Table of Contents	MASTER
2	BOM Configuration	04/09/2013
3	BOM Variants	11/06/2010
4	PD PARTS	MASTER
5	CPU GFX/NCTF/RSVD	02/06/2013
6	CPU Misc/JTAG/CFG/RSVD	04/02/2013
7	CPU DDR3/LPDDR3 Interfaces	02/06/2013
8	CPU/PCH POWER	04/09/2013
9	CPU/PCH GROUNDS	02/06/2013
10	CPU Decoupling	01/09/2013
11	PCH Decoupling	02/07/2013
12	PCH Audio/JTAG/SATA/CLK	02/06/2013
13	PCH PM/PCI/GFX 5_供电 时钟 复位电路 PM_SLP_S5_L	02/06/2013
14	PCH PCIe/USB/LPC/SPI/SMBus	02/06/2013
15	PCH GPIO/MISC/LPIO	04/02/2013
16	CPU/PCH Merged XDP	02/06/2013
17	Chipset Support 3_PCH待机	02/06/2013
18	Project Chipset Support	02/15/2013
19	DDR3 VREF MARGINING	02/12/2013
20	LPDDR3 DRAM Channel A (0-31)	02/06/2013
21	LPDDR3 DRAM Channel A (32-63)	02/06/2013
22	LPDDR3 DRAM Channel B (0-31)	02/06/2013
23	LPDDR3 DRAM Channel B (32-63)	02/06/2013
24	LPDDR3 DRAM Termination	02/06/2013
25	Thunderbolt Host (1 of 2)	02/06/2013
26	Thunderbolt Host (2 of 2)	02/06/2013
27	TBT Power Support	02/06/2013
28	Thunderbolt Connector A	02/07/2013
29	Wireless Connector	02/06/2013
30	SSD Connector	04/09/2013
31	Camera 1 of 2	04/02/2013
32	Camera 2 of 2	03/20/2013
33	SD READER CONNECTOR	07/01/2011
34	SD CONTROLLER (GL3219)	MASTER
35	External A USB3 Connector	02/07/2013
36	IPD Connector	02/12/2013
37	SMC 2_EC待机电路 4_触发电路 SMC_ONOFF_L	02/06/2013
38	SMC Shared Support	02/06/2013
39	SMC Project Support	02/06/2013
40	SMBus Connections	02/06/2013
41	High Side Current Sensing	03/28/2013
42	Voltage & Load Side Current Sensing	03/28/2013
43	Debug Sensors 1	03/28/2013
44	Thermal Sensors	02/06/2013
45	Fan	02/06/2013

Page	Contents	Sync
46	LPC+SPI Debug Connector	04/02/2013
47	Audio: Speaker Amp	04/26/2013
48	Battery Connector	MASTER
49	DC-In & G3H Supply 1_ 保护隔离_ISL6259	02/06/2013
50	PBus Supply & Battery Charger	05/21/2013
51	CPU VR12.6 VCC Regulator IC	04/09/2013
52	CPU VR12.5 VCC Power Stage	05/21/2013
53	LPDDR3 Supply	05/21/2013
54	5V S4RS3 / 3.3V S5 Power Supply	09/17/2012
55	1.05V S0 Power Supply	05/21/2013
56	LCD/KBD Backlight Driver	02/06/2013
57	Misc Power Supplies	02/06/2013
58	Power FETs	02/06/2013
59	Power Control	02/06/2013
60	Internal DisplayPort Connector	02/06/2013
61	Left I/O (LIO) Connector	11/13/2012
62	Power Aliases	01/30/2013
63	Signal Aliases	08/30/2012
64	Func Test / No Test	02/01/2013
65	Project FCT/NC/Aliases	09/13/2012
66	PCB Rule Definitions	10/24/2012
67	CPU Constraints	09/25/2012
68	PCH Constraints 1	11/13/2012
69	PCH Constraints 2	12/14/2012
70	Memory Constraints	09/25/2012
71	Thunderbolt Constraints	09/25/2012
72	Camera Constraints	01/30/2013
73	SMC Constraints	09/28/2013
74	Project Specific Constraints	12/07/2012
75	Project Specific Constraints	09/25/2012
76	Reference	07/09/2012

5\_1\_PM\_SLP\_S5\_L后一路进入EC, 一路改名S4\_PWR\_EN  
5\_2\_PM\_SLP\_S4\_L与S4\_PWR\_EN, 共同产生USB\_PWR\_EN, 去开启S5、S4下的USB供电; 共同产生P5V54RS3\_EN去开启5VPWM供电PP5V\_S4RS3;  
5\_3\_PM\_SLP\_S4\_L分别改名P3V3S3\_EN、P1V8S3\_EN、DDRREG\_EN  
5\_4\_P5V54RS3\_EN送给U7501的EN1, 开启PP5V54RS3, 正常后, U7501延时产生PGOOD1输出, 改名为P5V54RS3\_PGOOD  
5\_5\_P3V3S3\_EN送给U8010开启PP3V3\_S3, P1V8S3\_EN送给U7820, 开启PP1V8\_S3, 并输出P1V8S3\_PGOOD; DDRREG\_EN送给U7400, 开启内存主供电PP1V2\_S3, 并输出DDRREG\_PGOOD  
5\_6\_PM\_SLP\_S3改名PM\_SLP\_S3\_BUF\_L、P5V50\_EN、P3V3S0\_EN、P1V05S0\_EN。分别送往各自的芯片开始供电。  
5\_7\_以上所有供电正常后, 各路PG相与产生ALL\_SYS\_PWRGD, ALL\_SYS\_PWRGD送往EC, EC再延时输出SMC\_DELAYED\_PWRGD。ALL\_SYS\_PWRGD送给U1930与PM\_SLP\_S3\_L相与, 开漏输出CPU\_VCCST\_PWRGD。  
5\_8\_CPU\_VCCST\_PWRGD直接送给CPU的VCCST\_PWRGD脚, 后CPU发出SM\_PG\_CNT1和VR\_EN两信号, 分别去开启CPU核心供电和内存VTT电压。  
5\_9\_ALL\_SYS\_PWRGD送往并产生PM\_PCH\_SYS\_PWROK, PM\_PCH\_PWROK  
5\_10\_PM\_PCH\_SYS\_PWROK, PM\_PCH\_PWROK送往CPU的SYS\_PWROK、PCH\_PWROK、APWROK。  
5\_11\_CPU供电正常后, 晶振起振, 然后通过SPI总线读取BIOS信息配置CPU的GPIO脚位  
5\_12\_CPU发出PROCPWRGD, CPU延时发出PLTRST#, 然后发出SVID重新调整CPU供电。  
5\_12\_CPU工作条件满足后, 读取BIOS程序, 开始自检, 当检查完显卡后亮机。

2\_1\_PP3V42\_G3H给EC待机供电, 后12M晶振起振给EC提供时钟  
2\_2\_P3V42\_G3H给U5110供电, 后发出PP3V3\_s5\_AVREF\_SMC给EC的VREFA+脚供电。同时发出SMC\_RESET\_L给EC做待机复位。  
2\_3\_在插入适配器瞬间, EC得到供电、时钟、复位、程序、SMC\_BC\_ACOK后通过SYS\_ONEWIRE总线读取适配器信息, 绿灯亮起。

4\_1\_按下键盘上的开机键, 产生SMC\_ONOFF\_L给EC, EC发出PM\_PWRBTN\_L给PCH, PCH待机正常及收到PWRBTN#后, 发出PM\_SLP\_S%\_L、PM\_SLP\_S4\_L、PM\_SLP\_S3\_L和PM\_SLP\_S0\_L

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051 00385	1	SCHEN MLB J43A	SCH	CRITICAL	
820 00165	1	PCBF MLB J43	PCB	CRITICAL	

PRODUCT SAFETY REQUIREMENTS:  
PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.  
PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE <PART_DESCRIPTION>		DRAWING NUMBER <SCH_NUM>	SIZE D
Apple Inc.		REVISION <E4LABEL>	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 1 OF 121		SHEET 1 OF 76	

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	ALTERNATE, COMMON, MLB_MISC, MLB_DEBUG:PVT, MLB_PROGPARTS
MLB_MISC	PP5V5 DCIN NO TRSHV P15V KDP CAM XTAL NO CAM WAKE NO APCLEKQ ISOL TPAD INTWAKE SHARED USB PWR 03 SD ON MLB VCORE FETS SED LFSR 03
MLB_DEVEL:ENG	ALTERNATE, BKLT:ENG, XDP_CONN, DDRVREF_DAC, S0PGOOD_ISL, DBGLED, ISNS:ENG
MLB_DEVEL:PVT	XDP_CONN
MLB_DEBUG:ENG	XDP, SAMCONN
MLB_DEBUG:PVT	BKLT:PROD, XDP, SAMCONN, ISNS:ENG, DBGLED, XDP_CONN
MLB_DEBUG:PROD	BKLT:PROD, SAMCONN, XDP, ISNS:PROD

Current Sensor Configuration

BOM GROUP	BOM OPTIONS
ISNS:ENG	
ISNS:PROD	

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3:HYNIX_4GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:HYNIX_4GB
DDR3:HYNIX_8GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:HYNIX_8GB
DDR3:SAMSUNG_4GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:SAMSUNG_4GB
DDR3:SAMSUNG_8GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:SAMSUNG_8GB
DDR3:ELPIDA_4GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:ELPIDA_4GB
DDR3:ELPIDA_8GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:ELPIDA_8GB
DDR3:MICRON_4GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:MICRON_4GB
DDR3:MICRON_8GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:MICRON_8GB
DDR3:HYNIX_16GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:H, DRAM_TYPE:HYNIX_16GB
DDR3:SAMSUNG_16GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:L, RAMCFG3:H, DRAM_TYPE:SAMSUNG_16GB
DDR3:ELPIDA_16GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:H, DRAM_TYPE:ELPIDA_16GB
DDR3:MICRON_16GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:H, DRAM_TYPE:MICRON_16GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0915	1	EEPROM 48BIT SPI 50KHZ 1 BY US08B	U2890	CRITICAL	TBTROM:BLANK
341S00159	1	EEPROM PALCHN WIDEN(V27 1) PROTO 0 J110/J113	U2890	CRITICAL	TBTROM:PROG
338S1214	1	IC 5M12 01 40Mhz/50MHZ M2V 1578GA	U5000	CRITICAL	SMC:BLANK
335S00006	1	IC SERIAL FLASH 64 MBIT 3V M2M QF 1	U6100	CRITICAL	BOOTROM MAC BLANK
335S00007	1	IC SERIAL FLASH 64 MBIT 3V M2M QF 1	U6100	CRITICAL	BOOTROM NUM BLANK
341S00153	1	IC SPI ROM(V51081) PROTO 0 J110/J113	U6100	CRITICAL	BOOTROM:PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00029	1	ROM QM89 00 1 8 15W 2+2 0 7 4M B1168	U0500	CRITICAL	CPU:2.1GHZ
337S00073	1	ROM QM89 00 1 6 15W 2+2 0 6 4M B1168	U0500	CRITICAL	CPU:1.6GHZ
338S00069	1	IC TBT SW 2C 288 12A12 IC CSP TRAY	U2800	CRITICAL	
338S1264	1	IC ROM1570A2J2E84G 02 02MA 008 208P2CMA	U3900	CRITICAL	
607-6811	1	ASSEMBLY SUBASBY PCBA HALL EFFECT K99	J6955	CRITICAL	J113_MLB
946-5477	1	UV GLUE M2B J41 J43	GLUE	CRITICAL	
825-7987	1	LABEL, MLB, J41/J43	NEW_LABEL		
376S00036	2	MOSEFET N CH 30V 52A 5 9M 8P 3 3X3 3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET:REN
376S00037	2	MOSEFET N CH 30V 64A 3 5M 8P 3 3X3 3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET:REN
376S1194	2	MOSEFET N CH 30V 15 3A 12M 8P 3 3X3 3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET:VSHY
376S1193	2	MOSEFET N CH 30V 22A 6 0M 8P 3 3X3 3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET:VSHY
900-0090	1		SOLDERPASTE	CRITICAL	
825-7670	1	LABEL, TEXT, MLB, K21/K78	LABEL		

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	IC SDRAM 8GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE HYNIX 4GB
333S0681	4	IC SDRAM 16GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE HYNIX 8GB
333S00001	4	IC SDRAM 230M 16GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE SAMSUNG 4GB
333S00003	4	IC SDRAM 230M 16GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE SAMSUNG 8GB
333S0793	4	IC SDRAM 8GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE ELPIDA 4GB
333S0791	4	IC SDRAM 16GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE ELPIDA 8GB
333S0793	4	IC SDRAM 8GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE MICRON 4GB
333S0791	4	IC SDRAM 16GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE MICRON 8GB
333S0789	4	IC SDRAM 256M 32GB LPDDR3 1600 178P FBGA	U2300 U2400 U2500 U2600	CRITICAL	DRAM TYPE ELPIDA 16GB

CPU DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 3	CFG 2
4GB	0	0
8GB	0	1
16GB	1	0
RSVD	1	1

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1032	376S0855		ALL	Replace all for 376S1032
376S1129	376S0855		ALL	Replace all for 376S1129
376S1089	376S1128		ALL	Replace all for 376S1089
138S0684	138S0660		ALL	Replace all for 138S0684
138S0703	138S0648		ALL	Replace all for 138S0703
152S0586	152S1301		ALL	Replace all for 152S0586
372S0186	372S0185		ALL	Replace all for 372S0186
197S0479	197S0478		ALL	Replace all for 197S0479
376S1053	376S0604		ALL	Replace all for 376S1053
371S0713	371S0558		ALL	Replace all for 371S0713
128S0371	128S0376		ALL	Replace all for 128S0371
152S1821	152S1757		ALL	Replace all for 152S1821
197S0480	197S0343		ALL	Replace all for 197S0480
197S0481	197S0343		ALL	Replace all for 197S0481
107S0254	107S0241		ALL	Replace all for 107S0254
353S3452	353S1286		ALL	Replace all for 353S3452
128S0386	128S0284		ALL	Replace all for 128S0386
128S0397	128S0325		ALL	Replace all for 128S0397
377S0155	377S0104		ALL	Replace all for 377S0155
128S0398	128S0220		ALL	Replace all for 128S0398
197S0542	197S0544		ALL	Replace all for 197S0542
197S0545	197S0544		ALL	Replace all for 197S0545
138S0681	138S0638		ALL	Replace all for 138S0681
138S0841	138S0638		ALL	Replace all for 138S0841
376S00014	376S0761		ALL	Replace all for 376S00014
152S1876	152S1804		ALL	Replace all for 152S1876
107S0255	107S0240		ALL	Replace all for 107S0255
107S0250	107S0248		ALL	Replace all for 107S0250
870-5074	870-1938		ALL	Replace all for 870-5074
860-3428	860-1327		ALL	Replace all for 860-3428
333S0787	333S0677	DRAM TYPE HYNIX 4GB	ALL	Replace all for 333S0787
860-3690	860-1328	DRAM TYPE HYNIX 8GB	ALL	Replace all for 860-3690
333S0785	333S0681	DRAM TYPE HYNIX 8GB	ALL	Replace all for 333S0785
353S3814	353S3812		ALL	Replace all for 353S3814
311S00008	311S0271		ALL	Replace all for 311S00008
311S00007	311S0426		ALL	Replace all for 311S00007
311S00015	311S0450		ALL	Replace all for 311S00015
311S00013	311S0508		ALL	Replace all for 311S00013
311S00014	311S0515		ALL	Replace all for 311S00014
353S00133	353S2741		ALL	Replace all for 353S00133

SYNC MASTER=J43\_MLB SYNC DATE=01/17/2013

**BOM Configuration**

Apple Inc. DRAWING NUMBER <SCH\_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE 2 OF 121 SHEETS 2 OF 76

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-00623	PCBA,MLB,BEST,HY-4GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:HYNIX_4GB,ALTERNATE
639-00624	PCBA,MLB,BEST,HY-8GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:HYNIX_8GB,ALTERNATE
639-00625	PCBA,MLB,BEST,HY-16GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:HYNIX_16GB
639-00626	PCBA,MLB,BEST,SM-4GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:SAMSUNG_4GB,ALTERNATE
639-00627	PCBA,MLB,BEST,SM-8GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:SAMSUNG_8GB,ALTERNATE
639-00628	PCBA,MLB,BEST,MI-4GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:MICRON_4GB
639-00629	PCBA,MLB,BEST,MI-8GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:MICRON_8GB
639-00630	PCBA,MLB,BEST,MI-16GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:MICRON_16GB
639-00631	PCBA,MLB,BEST,EL-4GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:ELPIDA_4GB
639-00632	PCBA,MLB,BEST,EL-8GB,X433	MLB_CMNPTS,CPU:2.1GHZ,DDR3:ELPIDA_8GB
639-00633	PCBA,MLB,BETTER,HY-4GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_4GB,ALTERNATE
639-00634	PCBA,MLB,BETTER,HY-8GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_8GB,ALTERNATE
639-00635	PCBA,MLB,BETTER,HY-16GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:HYNIX_16GB
639-00636	PCBA,MLB,BETTER,SM-4GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_4GB,ALTERNATE
639-00637	PCBA,MLB,BETTER,SM-8GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:SAMSUNG_8GB,ALTERNATE
639-00638	PCBA,MLB,BETTER,MI-4GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:MICRON_4GB
639-00639	PCBA,MLB,BETTER,MI-8GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:MICRON_8GB
639-00640	PCBA,MLB,BETTER,MI-16GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:MICRON_16GB
639-00641	PCBA,MLB,BETTER,EL-4GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_4GB
639-00642	PCBA,MLB,BETTER,EL-8GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_8GB
685-00046	CMN PTS,PCBA,MLB,X433	MLB_COMMON,J113_MLB
685-00047	VCORE FET,REN,X433	VCORE_FET:REN
685-00048	VCORE FET,VSHY,X433	VCORE_FET:VSHY
639-00697	PCBA,MLB,BETTER,EL-16GB,X433	MLB_CMNPTS,CPU:1.6GHZ,DDR3:ELPIDA_16GB

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
685-00047	685-00048		ALL	REPLACE ALL TO VSHY

33380704	33380700		ALL	REPLACE ONE OR MORE ALL TO NONE
----------	----------	--	-----	---------------------------------

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S1246	1	IC CL3219 USB3 SD CARD READER 400 LQFN	U4500	CRITICAL	

BOM Groups


BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,SMC:PROG,TBTROM:PROG

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S00148	1	IC SMC 8M EXT(VDDKA) WR070 D J113	U5000	CRITICAL	SMC:PROG

Sub-BOMs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00046	1	CMN PTS,PCBA,MLB,J113	CMNPTS	CRITICAL	MLB_CMNPTS
685-00048	1	VCORE FET,VSHY,J113	VCOREFETS	CRITICAL	VCORE_FETS

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
<b>BOM Variants</b>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	3 OF 121
		SHEET	3 OF 76


PD Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-5107	1	CAN TOPSIDE ALT 041/043	TBTOPSIDE 2P FENCE	CRITICAL	
806-5108	1	CAN TOPSIDE COVER ALT 041/043	TBTOPSIDE 2P COVER	CRITICAL	
806-3142	1	CAN TBT 011/013	TBTFENCE	CRITICAL	
806-3215	1	CAN COVER TBT 011/013	TBTCOVER	CRITICAL	
806-3216	1	CAN MDP 011/013	MDPCAN	CRITICAL	
806-3083	1	SHLD USB MDR 011/013	USBCAN	CRITICAL	


Plated Board Slot




CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins



DisplayPort Pogo





USB/SD Card Pogo





Can Slots





2x TBT pin diodes



2x MDP Connector



2x TBT chip




2x USB Connector

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE PD PARTS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	4 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	4 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


D

D




C

C



B

B



A

A

SYNC MASTER=WILL J43		SYNC DATE=09/13/2012	
CPU GFX/NCTF/RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	5 OF 121
		SHEET	5 OF 76






HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.  
 LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.  
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.

D

C

B

A



CRITICAL OMIT TABLE


Pin	Signal	Current
C36	PPVCC S0 CPU	8 10 42 52 62 64
C40	VCC	32A Max
C44	VCC	
C48	VCC	
C52	VCC	
C56	VCC	
E23	VCC	
E25	VCC	
E27	VCC	
E29	VCC	
E31	VCC	
E33	VCC	
E35	VCC	
E37	VCC	
E39	VCC	
E41	VCC	
E43	VCC	
E45	VCC	
E47	VCC	
E49	VCC	
E51	VCC	
E53	VCC	
E55	VCC	
E57	VCC	
F24	VCC	
F28	VCC	
F32	VCC	
F36	VCC	
F40	VCC	
F44	VCC	
F48	VCC	
F52	VCC	
F56	VCC	
G23	VCC	
G25	VCC	
G27	VCC	
G29	VCC	
G31	VCC	
G33	VCC	
G35	VCC	
G37	VCC	
G39	VCC	
G41	VCC	
G43	VCC	
G45	VCC	
G47	VCC	
G49	VCC	
G51	VCC	
G53	VCC	
G55	VCC	
G57	VCC	
H23	VCC	
J23	VCC	
K23	VCC	
K57	VCC	
L22	VCC	
M23	VCC	
M57	VCC	
P57	VCC	
U57	VCC	
W57	VCC	

CRITICAL OMIT TABLE

Pin	Signal	Current
AH11	PP3V3_SUS	0.3mA Max[1]
AG10	PP3V3_SUS	185mA Max[1]
Y8	PP3V3_SUS	185mA Max[1]
AG14	PP1V05_S0	185mA Max[1]
AG13	PP1V05_S0	185mA Max[1]
J11	PP1V05_S0	1499mA Max[1]
H11	VCC1P05	1499mA Max[1]
H15	VCC1P05	1499mA Max[1]
AE8	VCC1P05	1499mA Max[1]
AF22	VCC1P05	1499mA Max[1]
AG19	PPVOUT_S5_PCH_DCPUSBYR	473mA Max[1]
AG20	PPVOUT_S5_PCH_DCPUSBYR	473mA Max[1]
AE9	PP1V05_S0	473mA Max[1]
AF9	PP1V05_S0	473mA Max[1]
AG8	PP1V05_S0	473mA Max[1]
AD10	PP1V05_S0	473mA Max[1]
AD8	PP1V05_S0	473mA Max[1]
J15	PP1V5_S0	3mA Max
K14	PP3V3_S0	3mA Max
K16	PP3V3_S0	1mA Max[1]
U8	PP3V3_S0	17mA Max
T9	PP3V3_S0	17mA Max
AB8	PP3V3_S0	17mA Max
AC20	PP3V3_S0	17mA Max
AG16	PP1V05_S0	213mA Max[1]
AG17	PP1V05_S0	213mA Max[1]

SYNC MASTER=143\_MLB SYNC DATE=10/02/2012  
 PAGE TITLE CPU/PCH POWER  
 DRAWING NUMBER <SCH\_NUM> SIZE D  
 REVISION <E4LABEL>  
 BRANCH <BRANCH>  
 PAGE 8 OF 121  
 SHEET 8 OF 76

Apple Inc.  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



CRITICAL OMIT\_TABLE  
U0500  
BROADWELL-ULT  
2C+GT2  
BGA  
SYM 14 OF 19


- |      |     |      |
|------|-----|------|
| A11  | VSS | AJ35 |
| A14  | VSS | AJ39 |
| A18  | VSS | AJ41 |
| A24  | VSS | AJ43 |
| A28  | VSS | AJ45 |
| A32  | VSS | AJ47 |
| A36  | VSS | AJ50 |
| A40  | VSS | AJ52 |
| A44  | VSS | AJ54 |
| A48  | VSS | AJ56 |
| A52  | VSS | AJ58 |
| A56  | VSS | AJ60 |
| AA1  | VSS | AJ63 |
| AA58 | VSS | AK23 |
| AB10 | VSS | AK3  |
| AB20 | VSS | AK52 |
| AB22 | VSS | AL10 |
| AB7  | VSS | AL13 |
| AC61 | VSS | AL17 |
| AD21 | VSS | AL20 |
| AD3  | VSS | AL22 |
| AD63 | VSS | AL23 |
| AE10 | VSS | AL26 |
| AE5  | VSS | AL29 |
| AE58 | VSS | AL31 |
| AF11 | VSS | AL33 |
| AF12 | VSS | AL36 |
| AF14 | VSS | AL39 |
| AF15 | VSS | AL40 |
| AF17 | VSS | AL45 |
| AF18 | VSS | AL46 |
| AG1  | VSS | AL51 |
| AG11 | VSS | AL52 |
| AG21 | VSS | AL54 |
| AG23 | VSS | AL57 |
| AG60 | VSS | AL60 |
| AG61 | VSS | AL61 |
| AG62 | VSS | AM1  |
| AG63 | VSS | AM17 |
| AH17 | VSS | AM23 |
| AH19 | VSS | AM31 |
| AH20 | VSS | AM52 |
| AH22 | VSS | AN17 |
| AH24 | VSS | AN23 |
| AH28 | VSS | AN31 |
| AH30 | VSS | AN32 |
| AH32 | VSS | AN35 |
| AH34 | VSS | AN36 |
| AH36 | VSS | AN39 |
| AH38 | VSS | AN40 |
| AH40 | VSS | AN42 |
| AH42 | VSS | AN43 |
| AH44 | VSS | AN45 |
| AH49 | VSS | AN46 |
| AH51 | VSS | AN48 |
| AH53 | VSS | AN49 |
| AH55 | VSS | AN51 |
| AH57 | VSS | AN52 |
| AJ13 | VSS | AN60 |
| AJ14 | VSS | AN63 |
| AJ23 | VSS | AN7  |
| AJ25 | VSS | AP10 |
| AJ27 | VSS | AP17 |
| AJ29 | VSS | AP20 |

CRITICAL OMIT\_TABLE  
U0500  
BROADWELL-ULT  
2C+GT2  
BGA  
SYM 15 OF 19

- |      |     |      |
|------|-----|------|
| AP22 | VSS | AV59 |
| AP23 | VSS | AV8  |
| AP26 | VSS | AV16 |
| AP29 | VSS | AW24 |
| AP3  | VSS | AW33 |
| AP31 | VSS | AW35 |
| AP38 | VSS | AW37 |
| AP39 | VSS | AW4  |
| AP48 | VSS | AW40 |
| AP52 | VSS | AW42 |
| AP54 | VSS | AW44 |
| AP57 | VSS | AW47 |
| AR11 | VSS | AW50 |
| AR15 | VSS | AW51 |
| AR17 | VSS | AW59 |
| AR23 | VSS | AW60 |
| AR31 | VSS | AY11 |
| AR33 | VSS | AY16 |
| AR39 | VSS | AY18 |
| AR43 | VSS | AY22 |
| AR49 | VSS | AY24 |
| AR5  | VSS | AY26 |
| AR52 | VSS | AY30 |
| AT13 | VSS | AY33 |
| AT35 | VSS | AY4  |
| AT37 | VSS | AY51 |
| AT40 | VSS | AY53 |
| AT42 | VSS | AY57 |
| AT43 | VSS | AY59 |
| AT46 | VSS | AY6  |
| AT49 | VSS | B20  |
| AT61 | VSS | B24  |
| AT62 | VSS | B26  |
| AT63 | VSS | B28  |
| AU1  | VSS | B32  |
| AU16 | VSS | B36  |
| AU18 | VSS | B4   |
| AU20 | VSS | B40  |
| AU22 | VSS | B44  |
| AU24 | VSS | B48  |
| AU26 | VSS | B52  |
| AU28 | VSS | B56  |
| AU30 | VSS | B60  |
| AU33 | VSS | C11  |
| AU51 | VSS | C14  |
| AU53 | VSS | C18  |
| AU55 | VSS | C20  |
| AU57 | VSS | C25  |
| AU59 | VSS | C27  |
| AV14 | VSS | C38  |
| AV16 | VSS | C39  |
| AV20 | VSS | C57  |
| AV24 | VSS | D12  |
| AV28 | VSS | D14  |
| AV33 | VSS | D18  |
| AV34 | VSS | D2   |
| AV36 | VSS | D21  |
| AV39 | VSS | D23  |
| AV41 | VSS | D25  |
| AV43 | VSS | D26  |
| AV46 | VSS | D27  |
| AV49 | VSS | D29  |
| AV51 | VSS | D30  |
| AV55 | VSS | D31  |

CRITICAL OMIT\_TABLE  
U0500  
BROADWELL-ULT  
2C+GT2  
BGA  
SYM 16 OF 19

- |     |     |      |
|-----|-----|------|
| D33 | VSS | H17  |
| D34 | VSS | H57  |
| D35 | VSS | J10  |
| D37 | VSS | J22  |
| D38 | VSS | J59  |
| D39 | VSS | J63  |
| D41 | VSS | K1   |
| D42 | VSS | K12  |
| D43 | VSS | L13  |
| D45 | VSS | L15  |
| D46 | VSS | L17  |
| D47 | VSS | L18  |
| D49 | VSS | L20  |
| D5  | VSS | L58  |
| D50 | VSS | L61  |
| D51 | VSS | L7   |
| D53 | VSS | M22  |
| D54 | VSS | N10  |
| D55 | VSS | N3   |
| D57 | VSS | P59  |
| D59 | VSS | P63  |
| D62 | VSS | R10  |
| D8  | VSS | R22  |
| E11 | VSS | R8   |
| E17 | VSS | T1   |
| F20 | VSS | T58  |
| F26 | VSS | U20  |
| F30 | VSS | U22  |
| F34 | VSS | U61  |
| F38 | VSS | U9   |
| F42 | VSS | V10  |
| F46 | VSS | V3   |
| F50 | VSS | V7   |
| F54 | VSS | W20  |
| F58 | VSS | W22  |
| F61 | VSS | Y10  |
| G18 | VSS | Y59  |
| G22 | VSS | Y63  |
| G3  | VSS | V58  |
| G5  | VSS | AH46 |
| G6  | VSS | V23  |
| G8  | VSS | E62  |
| H13 | VSS | AH16 |



SYNCH MASTER=143.MLB		SYNCH DATE=10/02/2012	
CPU/PCH GROUNDS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	9 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	9 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2


1

All Intel recommendations from Intel doc #603160 Shark Bay Ultrabook Platform Power Delivery Design Guide Rev 1.0 unless stated otherwise

### CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff  
Apple implementation : 18x 10uF 0402 mirrored stuff, 1x 470uF stuff, 50x 10uF mirrored no stuff, 50x 10uF single sided no stuff


64 62 52 42 8\_PPVCC\_S0\_CPU




### CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 4x 2.2uF 0402, 6x 10uF 0603  
Apple implementation : 4x 2.2uF 0402, 6x 10uF 0402, 2x 270uF B2 no stuff

42\_PPVMEMIO\_S0\_CPU




SYNC MASTER=WILL J43		SYNC DATE=01/08/2013	
<b>CPU Decoupling</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	10 OF 121
		SHEET	10 OF 76




LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

SYNC MASTER=J41_MLB		SYNC DATE=02/07/2013	
PAGE TITLE			
<b>PCH Decoupling</b>		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	12 OF 121
		SHEET	11 OF 76



SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
PAGE TITLE			
PCH Audio/JTAG/SATA/CLK		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	13 OF 121
III NOT TO REPRODUCE OR COPY IT		SHEET	12 OF 76
IV ALL RIGHTS RESERVED			




SYNC MASTER=143 MLB SYNC DATE=02/20/2013

PAGE TITLE: PCH PM/PCI/GFX

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	14 OF 121
SHEET	13 OF 76



PCIe Port Assignments:

- Thunderbolt lane 0
- Thunderbolt lane 1
- Thunderbolt lane 2
- Thunderbolt lane 3
- AirPort
- Reserved: FireWire
- SD Card Reader (& Ethernet if combo)
- Camera

CRITICAL OMIT TABLE

U0500 BROADWELL-ULT 2C+GT2 BGA SYM 11 OF 19

PERN5_L0	F10	PERN5_L1	F8	PERN5_L2	H10	PERN5_L3	B6	PERN3	G11	PERN4	F13	RSVD	E15	RSVD	OC0*/GPIO40	AL3	XDP USB_EXTD_OC_L	AV3	XDP USB_EXTD_OC_L
PERP5_L0	E10	PERP5_L1	E8	PERP5_L2	G10	PERP5_L3	F6	PERP3	F11	PERP4	G13	RSVD	E13	RSVD	OC1*/GPIO41	AT1	XDP USB_EXTB_OC_L	AV3	XDP USB_EXTD_OC_L
PETN5_L0	C23	PETN5_L1	B23	PETN5_L2	B21	PETN5_L3	B22	PETN3	C29	PETN4	B29	PCIE_RCOMP	A27	PCIE_RCOMP	OC2*/GPIO42	AH2	XDP USB_EXTC_OC_L	AV3	XDP USB_EXTD_OC_L
PETP5_L0	C22	PETP5_L1	A23	PETP5_L2	C21	PETP5_L3	A21	PETP3	B30	PETP4	A29	PCIE_IREF	B27	PCIE_IREF	OC3*/GPIO43	AV3	XDP USB_EXTD_OC_L		

USB Port Assignments:

- Ext A (LS/FS/HS)
- Ext B (LS/FS/HS)
- BT
- IR
- Trackpad
- Unused
- Reserved: Camera
- Reserved: SD (HS)
- USB3 Port Assignments:
- Ext A (SS)
- Ext B (SS)

CRITICAL OMIT TABLE

U0500 BROADWELL-ULT 2C+GT2 BGA SYM 7 OF 19

LAD0	AM12	LAD1	AM12	LAD2	AM12	LAD3	AM11	LFRAME*	AV12	SMBALERT*/GPIO11	AN2	PCH SMBALERT_L	SMBCLK	AP2	SMBUS_PCH_CLK	SMBDATA	AH1	SMBUS_PCH_DATA	SML0ALERT*/GPIO60	AL2	WOL_EN	SML0CLK	AN1	SML_PCH_0_CLK	SML0DATA	AK1	SML_PCH_0_DATA	SML1ALERT*/PCHHOT*/GPIO73	AU4	PCH_SML1ALERT_L	SML1CLK*/GPIO75	AU3	SMBUS_SMC_1_S0_SCL	SML1DATA*/GPIO74	AH3	SMBUS_SMC_1_S0_SDA	SPI_CLK (IPU)	AA3	SPI_CS0* (IPU)	Y7	SPI_CS1* (IPU)	Y4	SPI_CS2* (IPU)	AC2	SPI_CS2* (IPU)	SPI_MOSI (IPU/IPD)	AA2	SPI_MISO (IPU)	AA4	SPI_IO2 (IPU)	Y6	SPI_IO3 (IPU)	AF1	NC CLINK_CLK	AF2	NC CLINK_CLK	NC CLINK_DATA	AD2	NC CLINK_DATA	NC CLINK_RESET_L	AF4	NC CLINK_RESET_L
------	------	------	------	------	------	------	------	---------	------	------------------	-----	----------------	--------	-----	---------------	---------	-----	----------------	-------------------	-----	--------	---------	-----	---------------	----------	-----	----------------	---------------------------	-----	-----------------	-----------------	-----	--------------------	------------------	-----	--------------------	---------------	-----	----------------	----	----------------	----	----------------	-----	----------------	--------------------	-----	----------------	-----	---------------	----	---------------	-----	--------------	-----	--------------	---------------	-----	---------------	------------------	-----	------------------

SML1ALERT# pull-up not provided on this page, may be wire-ORed into other signals. Otherwise, 100k pull-up to 3.3V SUS required.

SYNC MASTER=WILL J43 SYNC DATE=09/13/2012

PAGE TITLE: PCH PCIe/USB/LPC/SPI/SMBus

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> SIZE: D


REVISION: <E4LABEL>

BRANCH: <BRANCH>


PAGE: 15 OF 121

SHEET: 14 OF 76


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H



GPIO12:  
 CR: TBT\_G02SX\_BIDIR, requires 100k pull-up to SUS  
 RR/FR: DPHDMIMUX\_SEL\_TBT, requires 100k pull-up to TBTLC



Component	Value	Pin	Notes
R1610	100K	15 16	XDP PCH GPIO76
R1614	100K	15 16 64	XDP LCPPLUS GPIO
R1615	100K	15 16	XDP PCH GPIO17
R1616	100K	15 34	SD RESET L
R1617	100K	15 37	SMC WAKE SCI L
R1618	100K	15 36	TPAD SPI INT L
R1619	100K	15 36	TPAD USB IF EN
R1620	100K	15 30 58 59	SSD PWR EN
R1622	100K	15 64	HDD PWR EN
R1623	100K	15 16 33	XDP SDCONN STATE CHANGE L
R1624	100K	15 34	SD PWR EN
R1625	100K	15 25	TBT PWR EN
R1626	100K	15 16 25	XDP JTAG ISP TCK
R1627	100K	15 16 18 25	XDP JTAG ISP TDI
R1628	100K	15 18	JTAG TBT TMS PCH
R1629	100K	15 58	PCH HSIO PWR EN
R1630	100K	15 36	TPAD SPI IF EN
R1632	100K	15 46 64	SPIROM USE MLB
R1633	100K	15 201	CAMERA PWR EN PCH
R1634	100K	15	TPAD SPI INT GPIO46 L
R1637	100K	15 30 64	SSD SR EN L
R1638	100K	15 29	AP S0IX WAKE SEL
R1640	100K	15 16	XDP FW PME L
R1652	10K	15 37 64	LPC SERIRO
R1691	100K	15 64	BT PWRST L
R1693	100K	15 64	ENET MEDIA SENSE
R1694	100K	15 64	LCD IRQ L
R1695	100K	15 64	LCD PSR EN

R1616 should also be stuffed if platform does not use SD card

SSD\_LPSR:S0 BOM option is on R1620

Stuffed R1632


No-Stamped R1634

CRITICAL OMIT\_TABLE

Pin	Signal	Notes
P1	XDP PCH GPIO76	
AU2	XDP MLB RAMCFG0	
AM7	HDMITBTMUX_SEL_TBT	
AD6	TP MEM VDD_SEL_1V5_L	
Y1	XDP LCPPLUS GPIO	
T3	XDP PCH GPIO17	
AD5	SD RESET L	
AN5	SMC WAKE SCI L	
AD7	TPAD SPI INT GPIO28 L	
AN3	TPAD USB IF EN	
AG6	SSD PWR EN	
AP1	PCH TBT PCIE RESET L	
AL4	HDD PWR EN	
AT5	XDP SDCONN STATE CHANGE L	
AK4	SD PWR EN	
AB6	TBT PWR EN	
U4	XDP JTAG ISP TCK	
Y3	XDP JTAG ISP TDI	
P3	JTAG TBT TMS PCH	
Y2	PCH HSIO PWR EN	
AT3	TPAD SPI IF EN	
AH4	XDP MLB RAMCFG3	
AM4	SPIROM USE MLB	
AG5	CAMERA PWR EN PCH	
AG3	TPAD SPI INT GPIO46 L	
AM3	XDP MLB RAMCFG1	
AM2	XDP MLB RAMCFG2	
P2	SSD SR EN L	
C4	AP S0IX WAKE SEL	
L2	SSD RESET L	
N5	CAM PCIE RESET L	
V2	PCH TCO TIMER DISABLE	

Pin	Signal	Notes
D60	PM THERMTRIP L	
V4	TBT_CIO_PLUG_EVENT L	
T4	LPC SERIRO	
AW15	PCH_OPI_COMP	
AF20	XNC	
AB21	XNC	
R6	AUD_SPI_CS_L	
L6	AUD_SPI_CLK	
N6	AUD_SPI_MISO	
L8	AUD_SPI_MOSI	
R7	TPAD_SPI_CS_L	
L5	TPAD_SPI_CLK	
N7	TPAD_SPI_MISO	
K2	TPAD_SPI_MOSI	
J1	PCH_BT_UART_D2R	
K3	PCH_BT_UART_R2D	
J2	PCH_BT_UART_RTS_L	
G1	PCH_BT_UART_CTS_L	
K4	PCH_UART1_RXD	
G2	PCH_UART1_TXD	
J3	JTAG_ISP_TDO	
J4	PCH_UART1_CTS_L	
F2	AP_S0IX_WAKE_L	
F3	AP_RESET_L	
G4	PCH_I2C1_SDA	
F1	PCH_I2C1_SCL	
E3	TBT_POC_RESET_L	
F4	BT_PWRST_L	
D3	PCH_STRP_TOPBLK_SWP_L	
E4	ENET_MEDIA_SENSE	
C3	LCD_IRQ_L	
E2	LCD_PSR_EN	

Pull-up/down on chipset support page (depends on TBT controller)  
 Cactus Ridge: Alias to TBT\_CIO\_PLUG\_EVENT, requires pull-down.  
 Redwood Ridge: Alias to TBT\_CIO\_PLUG\_EVENT\_L, requires pull-up (S0).



Pull-up on TBT page

Requires connection to SMC via 1K series R

Pin	Signal	Value	Notes
44 15	AUD_SPI_CS_L	R1660 100K	
44 15	AUD_SPI_CLK	R1661 100K	
44 15	AUD_SPI_MISO	R1662 100K	
44 15	AUD_SPI_MOSI	R1663 100K	
36 15	TPAD_SPI_CS_L	R1664 47K	
68 16 15	TPAD_SPI_CLK	R1665 47K	
68 16 15	TPAD_SPI_MISO	R1666 47K	
68 16 15	TPAD_SPI_MOSI	R1667 47K	
44 15	PCH_BT_UART_D2R	R1668 47K	
44 15	PCH_BT_UART_R2D	R1669 47K	
15	PCH_UART1_RXD	R1672 47K	
15	PCH_UART1_TXD	R1673 47K	
18 15	JTAG_ISP_TDO	R1674 100K	
15	PCH_UART1_CTS_L	R1675 47K	
29 15	AP_S0IX_WAKE_L	R1676 100K	
15	PCH_I2C1_SDA	R1678 2.2K	
15	PCH_I2C1_SCL	R1679 2.2K	
44 15	PCH_BT_UART_RTS_L	R1670 47K	
44 15	PCH_BT_UART_CTS_L	R1677 47K	

SYNC MASTER=WILL\_J43 SYNC DATE=01/14/2013


PAGE TITLE: PCH GPIO/MISC/LPIO

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 16 OF 121  
 SHEET: 15 OF 76


Extra BPM Testpoints



Merged (CPU/PCH) Micro2-XDP



NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.




TDI and TMS are terminated in CPU.


PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

PCH/XDP Signals



Non-XDP Signals



NOTE: Must not short XDP pins together!

Unused & MLB\_RAMCFGx GPIOs have TPs.

USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.

SDCONN\_STATE\_CHANGE\_L is aliased, do not plug/unplug SD Cards during PCH debug.


JTAG\_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.

NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.

SSD\_PCIE\_SEL\_L straps are connected via 1k to common net.

LPCPLUS\_GPIO is aliased, do not attempt use during PCH debug.

CPU JTAG Isolation



SYNC MASTER=WILL\_J43 SYNC DATE=12/17/2012  
PAGE TITLE

**CPU/PCH Merged XDP**

Apple Inc.

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY:		PAGE	18 OF 121
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	16 OF 76
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# System RTC Power Source & 32kHz / 25MHz Clock Generator


Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal

This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)


PP3V42 G3H  
Coin-Cell: VBAT (300-ohm & 10uF RC)  
No Coin-Cell: 3.42V G3Hot (no RC)  
PP3V3 S5  
Coin-Cell & G3Hot: 3.42V G3Hot  
Coin-Cell & No G3Hot: 3.3V S5  
No Coin-Cell: 3.3V S5

GreenCLK 25MHz Power  
Must be powered if any VDDIO is powered.


CAM XTAL Power  
TBT XTAL Power




## PCH 24MHz Crystal



## PCH 24MHz Outputs




## PCH Reset Button




## Memory VTT Enable Level-Shifter


CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




## PCH ME Disable Strap



## VCCST (1.05V S0) PWRGD




## PCH PWROK Generation




Chipset Support	
Apple Inc.	DRAWING NUMBER: <SCH_NUM>
NOTICE OF PROPRIETARY PROPERTY:	REVISION: <E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	BRANCH: <BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE: 19 OF 121
II NOT TO REPRODUCE OR COPY IT	SHEET: 17 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	


### Platform Reset Connections




### GreenCLK 25MHz Power




### DDC Pull-Ups




### Redwood Ridge JTAG Isolation



### Thunderbolt Pull-up/downs




### Power State Debug LEDs



Pin N61 needs a TP for Power to perform iFDIM test. Renaming the pins N61 and P61 to remove automatic diffpari property.


TP CPU RSVDN61	TP CPU RSVDN61
TP CPU RSVDP61	TP CPU RSVDP61

### TBT Aliases



No MAKE\_BASE on TCK/TDI as these are provided on XDP page.

### RAM Configuration Straps



### LPDDR3 Alias Support

TP CPU MEM RESET_L	TP CPU MEM RESET_L
TP MEM VDD_SEL_IV5_L	TP MEM VDD_SEL_IV5_L
PP0V6_S3 MEM VREFDQ_A	PP0V6_S3 MEM VREFDQ_A
PP0V6_S3 MEM VREFCA_A	PP0V6_S3 MEM VREFCA_A
PP0V6_S3 MEM VREFDQ_B	PP0V6_S3 MEM VREFDQ_B
PP0V6_S3 MEM VREFCA_B	PP0V6_S3 MEM VREFCA_B

Project Chipset Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 20 OF 121  
 SHEET: 18 OF 76

Page Notes

Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PPDDR\_S3\_MEMVREF

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 - DDRVREF\_DAC - Stuffs DAC margining circuit.

CPU-Based Margining

FETs for CPU isolation during DAC margining


NOTE: CPU DAC output step sizes:  
 DDR3 (1.5V) 7.70mV per step  
 DDR3L (1.35V) 6.99mV per step  
 LPDDR3 (1.2V) 7.77mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN\_CPU\_EN is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

OMIT



	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	LPDDR3 (1.2V) 0.600V (DAC: 0x2E.5)		DDR3L (1.35V) 0.675V (DAC: 0x34)		LPDDR3 (1.2V) 1.200V (DAC: 0x5D)
Margining target:					DDR3L (1.35V) 1.343V (DAC: 0x68)
DAC range:	0.300V - 0.900V (+/- 300mV)		0.337V - 1.013V (+/- 337.5mV)		0.800V - 1.600V (+/- 400mV)
Vref current:	0.000V - 1.199V (0x00 - 0x5D)		0.000V - 1.354V (0x00 - 0x69)		0.972V - 1.714V (+/- 371mV)
DAC step size:	+73uA - -73uA (- = sourced)		+82uA - -82uA (- = sourced)		0.000V - 2.397V (0x00 - 0xBA)
	6.36mV / step @ output		6.36mV / step @ output		+21uA - -21uA (- = sourced)
					+25uA - -25uA (- = sourced)
					4.28mV / step @ output
					3.53mV / step @ output

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider  
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

Vref Dividers

Always used, regardless of margining option.

SYNC MASTER=141\_MLB SYNC DATE=02/12/2013

DDR3 VREF MARGINING

Apple Inc.


Apple logo

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM>  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 22 OF 121  
 SHEET: 19 OF 76


# LPDDR3 CHANNEL A (0-31)



SYNC MASTER=141_MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel A (0-31)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		23 OF 121	
SHEET		20 OF 76	

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED


# LPDDR3 CHANNEL A (32-63)



SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel A (32-63)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		24 OF 121	
SHEET		21 OF 76	


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

# LPDDR3 CHANNEL B (0-31)




SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
LPDDR3 DRAM Channel B (0-31)			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		25 OF 121	
SHEET		22 OF 76	
<p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>			

# LPDDR3 CHANNEL B (32-63)




PLACEMENT\_NOTE:  
10uF caps are shared between DRAM.  
Distribute evenly.

SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel B (32-63)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 26 OF 121		SHEET 23 OF 76	
<p>NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</p>			



SYNC MASTER=141 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Termination			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	<E4LABEL>		
	BRANCH		
	<BRANCH>		
	PAGE	27 OF 121	
	SHEET	24 OF 76	



CRITICAL OMIT\_TABLE

U2800  
FALCON-RIDGE-FR2C  
FCBGA  
SYM 1 OF 2

PCIE GEN2

MISC

DISPLAY PORT

PORTS

Security strap setting is XORed with bit in the flash, so the active-level depends on the code in the flash.  
If strap != bit then security is enabled?

Divides 3.3V to 1.8V

NO STUFF

NO STUFF

NO STUFF

NO STUFF

NOTE: The following pins require testpoints:  
0 - GPIO\_13  
1 - GPIO\_1  
2 - GPIO\_2  
3 - GPIO\_3  
4 - GPIO\_5  
5 - PCIE\_RST\_1\_N  
6 - PCIE\_RST\_2\_N  
7 - PCIE\_RST\_3\_N  
8 - GPIO\_15  
9 - GPIO\_11  
10 - GPIO\_14  
11 - GPIO\_0  
12 - GPIO\_12  
13 - GPIO\_10  
14 - PB\_LSTX  
15 - PB\_LSRX

SYNC MASTER=T29 RB SYNC DATE=01/19/2015  
PAGE 11/16


Thunderbolt Host (1 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

DRAWING NUMBER <SCH\_NUM>  
REVISION <E4LABEL>  
PAGE 28 OF 121  
SHEET 25 OF 76

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO\_SEL low (10k). All other port signals can be NC.



U2940	
Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
	@ 1.05V
	11.5 mOhm Max
Max Current = 4A (RSC)	

1.05V TBT "CIO" Switch  
Internal switch not functional on RR

Q2945  
DMN5L06VK-7  
SOT563

Q2945  
DMN5L06VK-7  
SOT563

TBT "POC" Power-up Reset

SYMC MASTER-CTD RE		SYMC DATE:12/17/2015	
PAGE TITLE			
Thunderbolt Host (2 of 2)			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	29 OF 121	
	SHEET	26 OF 76	

EDP current / power consumption figures copied from R68 schematic (Rev 2 dated October 28 2012 not available on IBL)


Page Notes

Power aliases required by this page  
 =PPVIN SW TBTBST (8 13V Boost Input)  
 =PP15V TBT REG (15V Boost Output)


Signal aliases required by this page  
 (NONE)

BOM options provided by this page  
 (NONE)

TBT 15V Boost Regulator





BATLOW# Isolation




SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
TBT Power Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	30 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	27 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


3.3V/HV Power MUX



Thunderbolt Connector A




		Thunderbolt Connector A DRAWING NUMBER: <SCH_NUM> D REVISION: <E4LABEL> BRANCH: <BRANCH> PAGE: 32 OF 121 SHEET: 28 OF 76	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



3.3V WLAN Switch

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
DRAWING NUMBER			
Wireless Connector		<SCH_NUM>	D
Apple Inc.		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	35 OF 121
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	29 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

SYNC MASTER=143 MLB		SYNC DATE=02/20/2013	
SSD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	37 OF 121
		SHEET	30 OF 76




Camera 1 of 2

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 39 OF 121	SHEET 31 OF 76




DRAWING NUMBER		SIZE
<SCH_NUM>		D
REVISION		
<E4LABEL>		
BRANCH		
<BRANCH>		
PAGE		40 OF 121
SHEET		32 OF 76

SYNC\_MASTER=J41\_HLB  
 SYNC\_DATE=09/14/2011  
 Camera 2 of 2  
 Apple Inc.  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 I NOT TO REPRODUCE OR COPY IT  
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 I ALL RIGHTS RESERVED



SYNC MASTER=MASTER		SYNC DATE=07/01/2011	
PAGE TITLE			
<b>SD READER CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		SHEET	
44 OF 121		33 OF 76	

# 3.3V S3 SD Card Switch



Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A

SYNC MASTER=MASTER SYNC DATE=10/11/2011  
PAGE TITLE

**SD CONTROLLER (GL3219)**


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	45 OF 121	SHEET	34 OF 76



Right USB Port A

USB Port Power Switch




Current limit per port (R4600+R4601): 2.19A min / 2.76A max

Mojo SMC Debug Mux




SYNC MASTER=J43_MLB		SYNC DATE=02/20/2013	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	46 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	35 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




IPD Flex Connector

CRITICAL  
518S0884

J4800  
TF13BS-20S-0.4SH  
P RT SM 1



SYNC MASTER=J43.MLB		SYNC DATE=01/17/2013	
PAGE TITLE			
<b>IPD Connector</b>			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	48 OF 121
		SHEET	36 OF 76




NOTE:  
SMS Interrupt can be active high or low, rename net accordingly.  
If SMS interrupt is not used, pull up to SMC rail.

NOTE:  
Unused pins have "SMC\_Pxxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.


SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
PAGE TITLE		PAGE TITLE	
SMC		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	50 OF 121
		SHEET	37 OF 76

SMC Reset "Button", Supervisor & AVREF Supply





MR1\* and MR2\* must both be low to cause manual reset.  
 Used on mobiles to support SMC reset via keyboard.  
 NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"









SMC Crystal Circuit

SMC USB Clock require these crystal  
 values:5,6,8,10,12,16,18,20,24,25 MHz



SMC12 PECI Support



SYNC MASTER=WILL_J43		SYNC DATE=12/17/2012	
PAGE TITLE			
<b>SMC Shared Support</b>			
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	51 OF 121	
	SHEET	38 OF 76	

D  
C  
B  
A

D  
C  
B  
A






41	39	37	SMC_HS_COMPUTING_ISENSE	==	SMC_HS_COMPUTING_ISENSE	37	39	41						
42	39	37	SMC_PBUS_VSENSE	==	SMC_PBUS_VSENSE	37	39	42						
41	39	37	SMC_BMON_ISENSE	==	SMC_BMON_ISENSE	37	39	41						
41	39	37	SMC_DCIN_ISENSE	==	SMC_DCIN_ISENSE	37	39	41						
42	39	37	SMC_DCIN_VSENSE	==	SMC_DCIN_VSENSE	37	39	42						
43	39	37	SMC_BMON_DISCRETE_ISENSE	==	SMC_BMON_DISCRETE_ISENSE	37	39	43						
42	39	37	SMC_CPU_ISENSE	==	SMC_CPU_ISENSE	37	39	42						
41	39	37	SMC_OTHER_HI_ISENSE	==	SMC_OTHER_HI_ISENSE	37	39	41						
43	39	37	SMC_PANEL_ISENSE	==	SMC_PANEL_ISENSE	37	39	43						
41	39	37	SMC_IV2S3_ISENSE	==	SMC_IV2S3_ISENSE	37	39	41						
41	39	37	SMC_LCDBKLT_ISENSE	==	SMC_LCDBKLT_ISENSE	37	39	41						
42	39	37	SMC_P3V3S5_ISENSE	==	SMC_P3V3S5_ISENSE	37	39	42						
41	39	37	SMC_WLAN_ISENSE	==	SMC_WLAN_ISENSE	37	39	41						
41	39	37	SMC_SSD_ISENSE	==	SMC_SSD_ISENSE	37	39	41						
41	39	37	SMC_P3V3S0_ISENSE	==	SMC_P3V3S0_ISENSE	37	39	41						
41	39	37	SMC_CAMERA_ISENSE	==	SMC_CAMERA_ISENSE	37	39	41						
			PP3V3_S0SW_SD	==	PP3V3_S0SW_SD	15	34	37						
					SD alias on page 103									
42	39	37	SMC_P1V05S0_VSENSE	==	SMC_P1V05S0_VSENSE	37	39	42						
42	39	37	SMC_CPUDDR_ISENSE	==	SMC_CPUDDR_ISENSE	37	39	42						
42	39	37	SMC_P1V05S0_ISENSE	==	SMC_P1V05S0_ISENSE	37	39	42						
42	39	37	SMC_CPU_VSENSE	==	SMC_CPU_VSENSE	37	39	42						
43	39	37	SMC_CPUVR_ADJUST_ISENSE	==	SMC_CPUVR_ADJUST_ISENSE	37	39	43						
43	39	37	SMC_CPU_IMON_ISENSE	==	SMC_CPU_IMON_ISENSE	37	39	43						
64	41	39	38	37	29	PP3V3_WLAN	==	PP3V3_WLAN	29	37	38	39	41	64

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com


Top-Block Swap



SYNC MASTER=141_MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
SMC Project Support			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
52 OF 121		39 OF 76	



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
SMBus Connections			SIZE
Apple Inc.			<SCH_NUM>
REVISION			D
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			PAGE
II NOT TO REPRODUCE OR COPY IT			53 OF 121
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			SHEET
IV ALL RIGHTS RESERVED			40 OF 76



www.aptop-schematics.com

www.aptop-schematics.com

www.aptop-schematics.com

Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5455		CPU HS ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5465		DRAM ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5475		AIRPORT ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5485		SSD ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5495		LCDBKLT ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5433		OTHER HS ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5425		CAM ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5445		3V3S0 ISNS NO


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES SENSE 0.0030M 1W 4 TSM 1% 0612 TPT	R5480	CRITICAL	

High Side Current Sensing

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM>  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 54 OF 121  
 SHEET: 41 OF 76



SYNC MASTER=141 MLB SYNC DATE=03/28/2013

Voltage & Load Side Current Sensing

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	<E4LABEL>
BRANCH	<BRANCH>
PAGE	55 OF 121
SHEET	42 OF 76

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5541		CPUVR ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5561		P1V05 ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5595		P3V3S5 ISNS NO
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5575		CPUDDR ISNS NO

ICS3 : Adjustable Gain CPU VR Current


Sense Pins gain stage for U5800 (EMC1704)




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current threshold at 0.100mA


ILDC :LCD Panel Current Sense / Filter




VR IMON Current Sense Filter



Discrete High side Current threshold



BMON : Discrete BMON Current Sense / Filter



Vref = 0.406mV Vth = 0.442 = 1A from Battery  
Vtl = 0.290mV = 0.687A from battery  
Hysteresis TBD based on RC value changes

CHGR\_CS0\_R/P/N are swapped on purpose to measure power into the system

Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES MF 1/20W 100K OHM 5 0201 SMD	C5675		PANEL ISNS NO

SYNC MASTER=J41\_MLB SYNC DATE=03/28/2013


Apple Inc. Debug Sensors 1

Apple logo

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
REVISION: <E4LABEL>  
BRANCH: <BRANCH>  
PAGE: 56 OF 121  
SHEET: 43 OF 76

CPU Proximity, Inlet ,DDR and BMON THR Sensor




Placement note:  
Place Q5810 next to DDR/SV/3 3V supply on TOP side

Placement note:  
Place Q5810 between rear vent on bottom side

Placement note:  
Place U5800 under CPU  
Write Address: 0x98  
Read Address: 0x99

www.laptop-schematics.com

TBT,MLB Bottom Proximity Sensors




Placement note:  
Place Q5820 close to TBT on TOP side

Placement note:  
Place Q5840 on MLB bottom side opposite U5810

Placement note:  
TBD

TBT, MLBBOT and TBD Temp Sensor



Write Address: 0x39  
Read Address: 0x38

74 44	TBT MLBBOT THMSNS P	74 44	TBT MLBBOT THMSNS P	74 44	TBT MLBBOT THMSNS P
74 44	TBT MLBBOT THMSNS N	74 44	TBT MLBBOT THMSNS N	74 44	TBT MLBBOT THMSNS N


SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
Apple		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	58 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	44 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# FAN CONNECTOR

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com



SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
PAGE TITLE Fan			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	PAGE 60 OF 121
		SHEET	45 OF 76


**SPI ROM**  
 Quad-IO Mode (Mode 0 & 3) supported.  
 SPI Frequency: 50MHz for CPU, 20MHz for SMC.




NOTE: If HOLD\* is asserted ROM will ignore SPI cycles in normal and Dual-IO modes.

Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

**SPI+SWD SAM Connector**



**SPI Bus Series Termination**




CPU Master

MLB ROM Slave

SAM Card ROM Slave

SMC12 Master

SYNC MASTER=YHARTANTO J44		SYNC DATE=01/09/2013	
PAGE TITLE			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		61 OF 121	
		SHEET	
		46 OF 76	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
132S0460	2	CAP CER XSR 0 10P 10V 14V 0201 MURATA	C6410,C6411	CRITICAL	

SYNC MASTER=J41 MLB SYNC DATE=04/26/2013

Audio: Speaker Amp


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
64 OF 121	
SHEET	
47 OF 76	

www.laptop-schematics.com

13" SPECIFIC  
Battery Connector




www.laptop-schematics.com

www.laptop-schematics.com


SYMC MASTER-MASTER		SYMC DATE-MASTER	
PAGE TITLE			
Battery Connector			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION			
<E4LABEL>			
BRANCH			
<BRANCH>			
PAGE		69 OF 121	
SHEET		48 OF 76	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

MLB to LIO Power Cable Connector

CRITICAL  
J7000  
WTB-PWR-MB2




Input impedance of 68K meets sparkitecture requirements for detection of B121 (16.5V)




3.425V "G3Hot" Supply

Supply needs to guarantee 3.1V delivered to SMC Vref generator




$$V_{out} = 1.25V * (1 + R_a / R_b)$$


SYMC PARTS-143 MBR		SYMC DATE=09/15/2015	
PAGE TITLE			
DC-In & G3H Supply			
	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			PAGE
II NOT TO REPRODUCE OR COPY IT			70 OF 121
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			SHEET
IV ALL RIGHTS RESERVED			49 OF 76



SYNC MASTER=143_MLB		SYNC DATE=09/14/2012	
PAGE TITLE			
PBus Supply & Battery Charger			DRAWING NUMBER
Apple Inc.			<SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY:			REVISION
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			<E4LABEL>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			BRANCH
II NOT TO REPRODUCE OR COPY IT			<BRANCH>
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			PAGE
IV ALL RIGHTS RESERVED			71 OF 121
			SHEET
			50 OF 76



SYNC MASTER=143 MLB		SYNC DATE=10/09/2012	
CPU VR12.6 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	51 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Vout = 1.85V max  
 32A max output  
 f = 700kHz


SYNC MASTER=J41_MLB		SYNC DATE=05/21/2013	
PAGE TITLE CPU VR12.5 VCC Power Stage			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 73 OF 121		SHEET 52 OF 76	

www.laptop-schematics.com

www.laptop-schematics.com




SYNC MASTER=141_MLB		SYNC DATE=05/21/2013	
PAGE TITLE: LPDDR3 Supply			
DRAWING NUMBER: <SCH_NUM>		SIZE: D	
Apple Inc.		REVISION: <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH: <BRANCH>	
PAGE: 74 OF 121		SHEET: 53 OF 76	




SYNCH MASTER=J41 MLB		SYNCH DATE=09/17/2012	
PAGE TITLE			
5V S4RS3 / 3.3V S5 Power Supply			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION			
<E4LABEL>			
BRANCH			
<BRANCH>			
PAGE		75 OF 121	
SHEET		54 OF 76	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

1.05V S0 Regulator

www.laptop-schematics.com




SYNC MASTER=J41_MLB		SYNC DATE=05/21/2013	
PAGE TITLE			
1.05V S0 Power Supply			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 121		55 OF 76	




PPBUS S0 LCDBKLT FET	
MOSFET	FDC638APZ
CHANNEL	P TYPE
RDS(ON)	43 mOhm @4 5V
LOADING	0.65 A (RDP)

\*C7797 AND C7799 SHOULD BE PLACED IN T BONE FOR ACOUSTICS  
 \*PPBUS SW LCDBKLT PWR SW SHOULD BE KEPT AS SHORT AS POSSIBLE  
 \*LCD BKLT PWM SHOULD BE AWAY FROM BOOST CIRCUIT


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES THIN FILM 1/16W 10 2 OHM 0.1 0402 SM	R7717 R7718 R7719		BKLT:ENG
103S0198	3	RES THIN FILM 1/16W 10 2 OHM 0.1 0402 SM	R7720 R7721 R7722		BKLT:ENG




### Keyboard Backlight Driver & Detection



### Keyboard Backlight Connector



SYNCH MASTER=143 M.L.B. SYNC DATE=09/13/2012	
PAGE TITLE	
LCD/KBD Backlight Driver	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
	REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:	BRANCH <BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE 77 OF 121
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	SHEET 56 OF 76
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	




www.laptop-schematics.com

www.laptop-schematics.com

www.laptop-schematics.com

**1.05V SUS LDO**  
 Cougar Point requires JTAG pull ups to be powered at 1.05V when SUS suspend well is active  
 Pull ups (3) must be 51 ohms to support XDP (not required in production)  
 70mA is required to support pull ups Alternative is strong voltage  
 dividers (200/100) to 3.3V S5 which burns 100mW in all S states



**1.8V S3 REGULATOR**

Vout = 1.794V  
 Max Current = 1.8A  
 Freq = 1 MHz

$V_{out} = 0.8V * (1 + R_a / R_b)$

**1.5V S0 LDO**

Vout = 1.5V  
 Max Current = 0.02A

SYNC MASTER=J43 MLB		SYNC DATE=10/04/2012	
PAGE TITLE			
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	78 OF 121
		SHEET	57 OF 76

### 1.5V S0 Audio Switch

Loading specs per J41/43\_PowerBudget\_Riviera\_rev0.99e

### 3.3V SUS Switch

### 1.05V PCH HSIO Switch

### 3.3V S4 Switch















### 3.3V SSD Switch

### 3.3V S3 Switch

### 3.3V S0 Switch

### 3.3V Sensor Switch

### 5V S0 Switch



Part	TPS22924C
Type	Load Switch
R(on) @ 1.8V	19.6 mOhm Typ 21.8 mOhm Max
Current	2A Max

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

Part	SLG5AP1453V
Type	Load Switch
R(on) @ 25C	7.8 mOhm Typ 8.5 mOhm Max
Current	5.3A Max

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max


Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A

Power FETs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

Apple Inc. <SCH\_NUM> D <E4LABEL> <BRANCH> 80 OF 121 58 OF 76



Mobile System Power State Table

STATE	PM SLP S3 EN	PM SLP S4 EN	PM SLP S5 EN	PM SLP S0 EN	PM SLP S3 EN	PM SLP S4 EN	PM SLP S5 EN
Power Off	0	0	0	0	0	0	0
Standby (S3)	1	1	1	1	1	1	1
Standby (S4)	0	1	1	1	1	1	0
Standby (S5)	0	0	1	1	0	0	0
Standby (S0)	0	0	0	1	0	0	0
Working (S3)	1	1	1	0	0	0	0
Working (S4)	0	1	1	0	0	0	0
Working (S5)	0	0	1	0	0	0	0
Working (S0)	0	0	0	1	0	0	0
Working (S3/S4/S5)	1	1	1	0	0	0	0

Power Control

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:


- I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
- IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 81 OF 121  
 SHEET: 59 OF 76

www.laptop-schematics.com


www.laptop-schematics.com

www.laptop-schematics.com



SYNC MASTER=143 MLB		SYNC DATE=09/11/2012	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	83 OF 121
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

www.laptop-schematics.com



www.laptop-schematics.com

SYNC MASTER=CLEAN J43		SYNC DATE=11/13/2012	
PAGE TITLE			
Left I/O (LIO) Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	95 OF 121
		SHEET	61 OF 76



SYNC MASTER=WILL J43 SYNC DATE=12/17/2012  
PAGE TITLE

**Power Aliases**

<b>Apple Inc.</b>	DRAWING NUMBER <b>&lt;SCH_NUM&gt;</b>
REVISION <b>&lt;E4LABEL&gt;</b>	SIZE <b>D</b>
BRANCH <b>&lt;BRANCH&gt;</b>	PAGE <b>100 OF 121</b>
SHEET <b>62 OF 76</b>	

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

8

7

6

5

4

3

2

1

LPDDR3 Command/Address

Memory Bit/Byte Swizzle

LPDDR3 Command/Address			Memory Bit/Byte Swizzle		
Command/Address	MAKE BASE	Value	Command/Address	MAKE BASE	Value
=MEM A A<5>	TRUE	MEM A CAA<0>	=MEM A DQ<0>	TRUE	MEM A DQ<9>
=MEM A A<9>	TRUE	MEM A CAA<1>	=MEM A DQ<1>	TRUE	MEM A DQ<12>
=MEM A A<6>	TRUE	MEM A CAA<2>	=MEM A DQ<2>	TRUE	MEM A DQ<10>
=MEM A A<8>	TRUE	MEM A CAA<3>	=MEM A DQ<3>	TRUE	MEM A DQ<11>
=MEM A A<7>	TRUE	MEM A CAA<4>	=MEM A DQ<4>	TRUE	MEM A DQ<8>
=MEM A BA<2>	TRUE	MEM A CAA<5>	=MEM A DQ<5>	TRUE	MEM A DQ<13>
MEM A CAA<6>	TRUE	MEM A CAA<6>	=MEM A DQ<6>	TRUE	MEM A DQ<14>
=MEM A A<11>	TRUE	MEM A CAA<7>	=MEM A DQ<7>	TRUE	MEM A DQ<15>
=MEM A A<15>	TRUE	MEM A CAA<8>	=MEM A DQ<8>	TRUE	MEM A DQ<0>
=MEM A A<14>	TRUE	MEM A CAA<9>	=MEM A DQ<9>	TRUE	MEM A DQ<1>
=MEM A A<13>	TRUE	MEM A CAB<0>	=MEM A DQ<10>	TRUE	MEM A DQ<2>
=MEM A CAS L	TRUE	MEM A CAB<1>	=MEM A DQ<11>	TRUE	MEM A DQ<7>
=MEM A WE L	TRUE	MEM A CAB<2>	=MEM A DQ<12>	TRUE	MEM A DQ<3>
=MEM A RAS L	TRUE	MEM A CAB<3>	=MEM A DQ<13>	TRUE	MEM A DQ<5>
=MEM A BA<0>	TRUE	MEM A CAB<4>	=MEM A DQ<14>	TRUE	MEM A DQ<6>
=MEM A A<2>	TRUE	MEM A CAB<5>	=MEM A DQ<15>	TRUE	MEM A DQ<6>
MEM A CAB<6>	TRUE	MEM A CAB<6>	=MEM A DQ<16>	TRUE	MEM A DQ<29>
=MEM A A<10>	TRUE	MEM A CAB<7>	=MEM A DQ<17>	TRUE	MEM A DQ<28>
=MEM A A<1>	TRUE	MEM A CAB<8>	=MEM A DQ<18>	TRUE	MEM A DQ<27>
=MEM A A<0>	TRUE	MEM A CAB<9>	=MEM A DQ<19>	TRUE	MEM A DQ<31>
MEM A ODT<0>	TRUE	MEM A ODT<0>	=MEM A DQ<20>	TRUE	MEM A DQ<24>
TP LPDDR3 RSV D1	TRUE	TP LPDDR3 RSV D1	=MEM A DQ<21>	TRUE	MEM A DQ<25>
TP LPDDR3 RSV D2	TRUE	TP LPDDR3 RSV D2	=MEM A DQ<22>	TRUE	MEM A DQ<26>
=MEM B A<5>	TRUE	MEM B CAA<0>	=MEM A DQ<23>	TRUE	MEM A DQ<30>
=MEM B A<9>	TRUE	MEM B CAA<1>	=MEM A DQ<24>	TRUE	MEM A DQ<18>
=MEM B A<6>	TRUE	MEM B CAA<2>	=MEM A DQ<25>	TRUE	MEM A DQ<21>
=MEM B A<8>	TRUE	MEM B CAA<3>	=MEM A DQ<26>	TRUE	MEM A DQ<16>
=MEM B A<7>	TRUE	MEM B CAA<4>	=MEM A DQ<27>	TRUE	MEM A DQ<23>
=MEM B BA<2>	TRUE	MEM B CAA<5>	=MEM A DQ<28>	TRUE	MEM A DQ<20>
MEM B CAA<6>	TRUE	MEM B CAA<6>	=MEM A DQ<29>	TRUE	MEM A DQ<19>
=MEM B A<11>	TRUE	MEM B CAA<7>	=MEM A DQ<30>	TRUE	MEM A DQ<22>
=MEM B A<15>	TRUE	MEM B CAA<8>	=MEM A DQ<31>	TRUE	MEM A DQ<17>
=MEM B A<14>	TRUE	MEM B CAA<9>	=MEM A DQ<32>	TRUE	MEM A DQ<41>
=MEM B A<13>	TRUE	MEM B CAB<0>	=MEM A DQ<33>	TRUE	MEM A DQ<44>
=MEM B CAS L	TRUE	MEM B CAB<1>	=MEM A DQ<34>	TRUE	MEM A DQ<46>
=MEM B WE L	TRUE	MEM B CAB<2>	=MEM A DQ<35>	TRUE	MEM A DQ<47>
=MEM B RAS L	TRUE	MEM B CAB<3>	=MEM A DQ<36>	TRUE	MEM A DQ<40>
=MEM B BA<0>	TRUE	MEM B CAB<4>	=MEM A DQ<37>	TRUE	MEM A DQ<45>
=MEM B A<2>	TRUE	MEM B CAB<5>	=MEM A DQ<38>	TRUE	MEM A DQ<42>
MEM B CAB<6>	TRUE	MEM B CAB<6>	=MEM A DQ<39>	TRUE	MEM A DQ<43>
=MEM B A<10>	TRUE	MEM B CAB<7>	=MEM A DQ<40>	TRUE	MEM A DQ<36>
=MEM B A<1>	TRUE	MEM B CAB<8>	=MEM A DQ<41>	TRUE	MEM A DQ<37>
=MEM B A<0>	TRUE	MEM B CAB<9>	=MEM A DQ<42>	TRUE	MEM A DQ<34>
MEM B ODT<0>	TRUE	MEM B ODT<0>	=MEM A DQ<43>	TRUE	MEM A DQ<39>
TP LPDDR3 RSV D3	TRUE	TP LPDDR3 RSV D3	=MEM A DQ<44>	TRUE	MEM A DQ<32>
TP LPDDR3 RSV D4	TRUE	TP LPDDR3 RSV D4	=MEM A DQ<45>	TRUE	MEM A DQ<33>
=MEM A DOS P<0>	TRUE	MEM A DOS P<1>	=MEM A DQ<46>	TRUE	MEM A DQ<35>
=MEM A DOS N<0>	TRUE	MEM A DOS N<1>	=MEM A DQ<47>	TRUE	MEM A DQ<38>
=MEM A DOS P<1>	TRUE	MEM A DOS P<0>	=MEM A DQ<48>	TRUE	MEM A DQ<52>
=MEM A DOS N<1>	TRUE	MEM A DOS N<0>	=MEM A DQ<49>	TRUE	MEM A DQ<51>
=MEM A DOS P<2>	TRUE	MEM A DOS P<3>	=MEM A DQ<50>	TRUE	MEM A DQ<48>
=MEM A DOS N<2>	TRUE	MEM A DOS N<3>	=MEM A DQ<51>	TRUE	MEM A DQ<49>
=MEM A DOS P<3>	TRUE	MEM A DOS P<2>	=MEM A DQ<52>	TRUE	MEM A DQ<53>
=MEM A DOS N<3>	TRUE	MEM A DOS N<2>	=MEM A DQ<53>	TRUE	MEM A DQ<50>
=MEM A DOS P<4>	TRUE	MEM A DOS P<5>	=MEM A DQ<54>	TRUE	MEM A DQ<54>
=MEM A DOS N<4>	TRUE	MEM A DOS N<5>	=MEM A DQ<55>	TRUE	MEM A DQ<55>
=MEM A DOS P<5>	TRUE	MEM A DOS P<4>	=MEM A DQ<56>	TRUE	MEM A DQ<58>
=MEM A DOS N<5>	TRUE	MEM A DOS N<4>	=MEM A DQ<57>	TRUE	MEM A DQ<62>
MEM A DOS P<6>	TRUE	MEM A DOS P<6>	=MEM A DQ<58>	TRUE	MEM A DQ<60>
MEM A DOS N<6>	TRUE	MEM A DOS N<6>	=MEM A DQ<59>	TRUE	MEM A DQ<61>
=MEM A DOS P<7>	TRUE	MEM A DOS P<7>	=MEM A DQ<60>	TRUE	MEM A DQ<59>
=MEM A DOS N<7>	TRUE	MEM A DOS N<7>	=MEM A DQ<61>	TRUE	MEM A DQ<63>
			=MEM A DQ<62>	TRUE	MEM A DQ<62>
			=MEM A DQ<63>	TRUE	MEM A DQ<56>
			=MEM B DOS P<0>	TRUE	MEM B DOS P<1>
			=MEM B DOS N<0>	TRUE	MEM B DOS N<1>
			=MEM B DOS P<1>	TRUE	MEM B DOS P<0>
			=MEM B DOS N<1>	TRUE	MEM B DOS N<0>
			=MEM B DOS P<2>	TRUE	MEM B DOS P<3>
			=MEM B DOS N<2>	TRUE	MEM B DOS N<3>
			=MEM B DOS P<3>	TRUE	MEM B DOS P<2>
			=MEM B DOS N<3>	TRUE	MEM B DOS N<2>
			=MEM B DOS P<4>	TRUE	MEM B DOS P<5>
			=MEM B DOS N<4>	TRUE	MEM B DOS N<5>
			=MEM B DOS P<5>	TRUE	MEM B DOS P<4>
			=MEM B DOS N<5>	TRUE	MEM B DOS N<4>
			=MEM B DOS P<6>	TRUE	MEM B DOS P<7>
			=MEM B DOS N<6>	TRUE	MEM B DOS N<7>
			MEM B DOS P<6>	TRUE	MEM B DOS P<6>
			MEM B DOS N<6>	TRUE	MEM B DOS N<6>

SYNC MASTER=141 MLB SYNC DATE=08/30/2012

Signal Aliases

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IV ALL RIGHTS RESERVED

PAGE: 102 OF 121 SHEET: 63 OF 76

Functional Test Points

NO\_TEST Nets

J3501: AirPort / BT Connector

J6000: Fan Connector

Misc Voltages & Control Signals

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like PP3V3 WLAN, WIFI EVENT L, PCIE AP R2D N, etc.

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like PPSV S0, FAN RT TACH, FAN RT PWM, etc.

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like PPBUS\_G3H, PPVIN SW TBTBST, PPBUS S5 HS COMPUTING ISNS, etc.

J4800: IPD Flex Connector

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like PP3V3 S0SW SSD FLT, PCIE SSD R2D N<3..0>, etc.

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like SMC L1D, USB TPAD P, USB TPAD N, etc.

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like PP3V3 S5, PP3V3 SUS, PP3V3 S3, etc.

J7000: DC-In Connector

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like MIPI CLK CONN N, MIPI CLK CONN P, CAM SENSOR WAKE L CONN, etc.

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like PPDGIN G3H, PPSV S4RS3, etc.

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like PP3V3 S0, PP3V3 S3, PP3V3 S4, etc.

J6404: Speaker Connector

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like SMC OOB1 R2D CONN L, SMC OOB1 D2R CONN L, etc.

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like SPKRAMP ROUT P, SPKRAMP ROUT N, etc.

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like PP3V3 S4, PPBUS S5 HS OTHER ISNS, etc.

J6950: Battery Connector

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like SPI ALT IO2 WP L, SPI ALT IO3 HOLD L, LFC AD<3..0>, etc.

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like PPVBAT G3H CONN, SMBUS SMC 5 G3\_SCL, etc.

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like PP3V3 S0SW LCD UF, DP INT AUX CH C N, etc.

J8300: Internal DP Connector

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like SMC TDI, SMC TCK, SMC RESET L, etc.

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like PPHV S0SW LCDKLT, LED RETURN 6, LED RETURN 5, etc.

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like DP INT HPD CONN, I2C TCON SDA R, I2C TCON SCL R, etc.

J7715: KB KBLT Connector

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like SMC RX L, SMC TMS, etc.

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like KBDLED ANODE, KBDLED FB, etc.

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like XDP CPU TCK, XDP PCH TCK, XDP CPU TDI, etc.

J1800: XDP Connector

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like SMC TX L, SPI ALT IO1 MISO, LPC FRAME L, etc.

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like XDP CPU TDO, XDP CPUVCH TRST L, XDP CPU TMS, etc.

Table with columns: FUNC TEST, Pin, Signal Name. Includes signals like XDP PCH TDI, XDP PCH TDO, XDP CPU PRDY L, etc.

Table of unused nets with offpage. Includes signals like PCH\_BT\_UART\_D2R, PCH\_BT\_UART\_R2D, PCH\_BT\_UART\_RTS\_L, etc.

Apple Inc. logo and drawing information. Includes fields for DRAWING NUMBER, REVISION, BRANCH, PAGE, SHEET, and SYNC MASTER/DATE.

Functional Test Points

SD Card Aliases

J9500: LIO Connector

FUNC TEST	MAKE BASE
PP3V42_G3H	USB3_SD_D2R_P
PP3V3_S0	USB3_SD_D2R_N
PP1V5_S0SW_AUDIO	USB3_SD_R2D_C_P
SYS_ONEWIRE	USB3_SD_R2D_C_N
SMC_BC_ACOK	PP3V3_S0SW_SD
USB_PWR_EN	PP3V3_S0SW_SD
SMBUS_SMC_2_S3_SDA	
SMBUS_SMC_2_S3_SCL	
SPKRAMP_SHDN_L	
FINSTACKSNS_ALERT_L	
SPKRAMP_INR_N	
SPKRAMP_INR_P	
USB_EXTB_N	
USB_EXTB_P	
PP5V_S0_ALT_AUD_LDO_EN	
SMC_IID	
HDA_SDOUT	
HDA_BIT_CLK	
HDA_SDIN0	
XDP_USB_EXTB_OC_L	
HDA_RST_L	
HDA_SYNC	
USB3_EXTB_D2R_RC_P	
USB3_EXTB_D2R_RC_N	
USB3_EXTB_R2D_P	
USB3_EXTB_R2D_N	
AUD_PWR_EN	

(Need to add 5 GND TPA)

Bead Probes

USB3_EXTB_D2R_N	BEAD-PROBE	BPA511
USB3_EXTB_D2R_P	BEAD-PROBE	BPA510
USB3_EXTB_D2R_RC_N	BEAD-PROBE	BPA520
USB3_EXTB_D2R_RC_P	BEAD-PROBE	BPA521
USB3_EXTB_R2D_C_N	BEAD-PROBE	BPA513
USB3_EXTB_R2D_C_P	BEAD-PROBE	BPA512
USB3_EXTB_R2D_N	BEAD-PROBE	BPA523
USB3_EXTB_R2D_P	BEAD-PROBE	BPA522

SYNC MASTER=J41_MLB		SYNC DATE=09/13/2012	
Project FCT/NC/Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	105 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	65 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION						
TOP	ISL2	ISL3	ISL4	ISL5	ISL6	ISL7	ISL8	ISL9	ISL10	ISL11	BOTTOM	NO TYPE BGA MEM TERM	MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP BOTTOM	Y	=50 OHM SE	=50 OHM SE			
DEFAULT	ISL2 ISL11	Y	=45 OHM SE	=45 OHM SE			
DEFAULT	ISL3 ISL10	Y	=45 OHM SE	=45 OHM SE			
DEFAULT	ISL4 ISL9	Y	=45 OHM SE	=45 OHM SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4 OHM SE	TOP BOTTOM	Y	0.310 MM	0.310 MM			
27P4 OHM SE	ISL2 ISL11	Y	0.182 MM	0.182 MM			
27P4 OHM SE	ISL3 ISL10	Y	0.182 MM	0.182 MM			
27P4 OHM SE	ISL4 ISL9	Y	0.182 MM	0.182 MM			
27P4 OHM SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35 OHM SE	TOP BOTTOM	Y	0.195 MM	0.195 MM			
35 OHM SE	ISL2 ISL11	Y	0.125 MM	0.125 MM			
35 OHM SE	ISL3 ISL10	Y	0.125 MM	0.125 MM			
35 OHM SE	ISL4 ISL9	Y	0.125 MM	0.125 MM			
35 OHM SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40 OHM SE	TOP BOTTOM	Y	0.170 MM	0.170 MM			
40 OHM SE	ISL2 ISL11	Y	0.096 MM	0.096 MM			
40 OHM SE	ISL3 ISL10	Y	0.096 MM	0.096 MM			
40 OHM SE	ISL4 ISL9	Y	0.099 MM	0.099 MM			
40 OHM SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45 OHM SE	TOP BOTTOM	Y	0.135 MM	0.135 MM			
45 OHM SE	ISL2 ISL11	Y	0.075 MM	0.075 MM			
45 OHM SE	ISL3 ISL10	Y	0.075 MM	0.075 MM			
45 OHM SE	ISL4 ISL9	Y	0.080 MM	0.080 MM			
45 OHM SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50 OHM SE	TOP BOTTOM	Y	0.110 MM	0.110 MM			
50 OHM SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55 OHM SE	TOP BOTTOM	Y	0.090 MM	0.090 MM			
55 OHM SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70 OHM DIFF	TOP BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70 OHM DIFF	ISL2 ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70 OHM DIFF	ISL3 ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70 OHM DIFF	ISL4 ISL9	Y	0.110 MM	0.110 MM		0.095 MM	0.095 MM
70 OHM DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80 OHM DIFF	TOP BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80 OHM DIFF	ISL2 ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80 OHM DIFF	ISL3 ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80 OHM DIFF	ISL4 ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80 OHM DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90 OHM DIFF	TOP BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90 OHM DIFF	ISL2 ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90 OHM DIFF	ISL3 ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90 OHM DIFF	ISL4 ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90 OHM DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.1 SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x DIELECTRIC	TOP BOTTOM	0.071 MM	?
1x DIELECTRIC	ISL3 ISL10	0.053 MM	?
1x DIELECTRIC	ISL4 ISL9	0.050 MM	?
1x DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73 OHM DIFF	TOP BOTTOM	Y	0.165 MM	0.165 MM		0.150 MM	0.150 MM
73 OHM DIFF	ISL2 ISL11	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73 OHM DIFF	ISL3 ISL10	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73 OHM DIFF	ISL4 ISL9	Y	0.110 MM	0.110 MM		0.150 MM	0.150 MM
73 OHM DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85 OHM DIFF	TOP BOTTOM	Y	0.120 MM	0.120 MM		0.150 MM	0.150 MM
85 OHM DIFF	ISL2 ISL11	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85 OHM DIFF	ISL3 ISL10	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85 OHM DIFF	ISL4 ISL9	Y	0.082 MM	0.082 MM		0.140 MM	0.140 MM
85 OHM DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

SYNC MASTER=CONSTRAINTS		SYNC DATE=10/24/2012	
PCB Rule Definitions			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
110 OF 121		66 OF 76	

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD
CPU 27F4S	*	27F4 OHM SE	=27F4 OHM SE	=27F4 OHM SE	=27F4 OHM SE	0 100 MM	0 100 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU AGTL	TOP BOTTOM	=2x DIELECTRIC	?
CPU AGTL	*	=STANDARD	?

Note CPU 8MIL and CPU ITP can be converted back to TABLE SPACING RULE once rdar //10308147 is resolved

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU 8MIL	*	*	CPU 8MIL 2ANY	CPU 8MIL 2ANY	*	8 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU ITP	*	*	CPU ITP 2ANY	CPU ITP 2ANY	*	=4x DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU COMP	CPU COMP	*	CPU COMP 2SELF	CPU COMP 2SELF	TOP BOTTOM	=6x DIELECTRIC	?
CPU COMP	*	*	CPU COMP 2OTHER	CPU COMP 2OTHER	TOP BOTTOM	=10x DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU COMP 2SELF	*	=4x DIELECTRIC	?
CPU COMP 2OTHER	*	=6x DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU VCCSENSE	CPU VCCSENSE	*	CPU VCCSENSE 2SELF	CPU VCCSENSE 2SELF	TOP BOTTOM	=6x DIELECTRIC	?
CPU VCCSENSE	*	*	CPU VCCSENSE 2OTHER	CPU VCCSENSE 2OTHER	TOP BOTTOM	=10x DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU VCCSENSE 2SELF	*	=4x DIELECTRIC	?
CPU VCCSENSE 2OTHER	*	=6x DIELECTRIC	?

PCI-Express Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE 80D	*	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF
CLK PCIE 80D	*	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF

PCIe Clock Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK PCIE	CLK PCIE	*	CLK PCIE 2SELF	CLK PCIE 2SELF	TOP BOTTOM	=6x DIELECTRIC	?
CLK PCIE	*	*	CLK PCIE 2OTHER	CLK PCIE 2OTHER	TOP BOTTOM	=10x DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK PCIE 2SELF	*	=4x DIELECTRIC	?
CLK PCIE 2OTHER	*	=6x DIELECTRIC	?

CPU PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE CPU TX	PCIE CPU TX	*	PCIE TX2TX	PCIE TX2TX	TOP BOTTOM	=5x DIELECTRIC	?
PCIE CPU RX	PCIE CPU RX	*	PCIE RX2RX	PCIE RX2RX	TOP BOTTOM	=5x DIELECTRIC	?
PCIE CPU TX	* CPU TX	*	PCIE TX2OTHERTX	PCIE TX2OTHERTX	TOP BOTTOM	=5x DIELECTRIC	?
PCIE CPU RX	* CPU RX	*	PCIE RX2OTHERRX	PCIE RX2OTHERRX	TOP BOTTOM	=5x DIELECTRIC	?
PCIE CPU TX	* CPU TX	*	PCIE TX2RX	PCIE TX2RX	TOP BOTTOM	=7x DIELECTRIC	?
PCIE CPU RX	* CPU RX	*	PCIE RX2TX	PCIE RX2TX	TOP BOTTOM	=7x DIELECTRIC	?
PCIE CPU TX	* TX	*	PCIE 2OTHERHS	PCIE 2OTHERHS	TOP BOTTOM	=6x DIELECTRIC	?
PCIE CPU RX	* RX	*	PCIE 2OTHERHS	PCIE 2OTHERHS	TOP BOTTOM	=6x DIELECTRIC	?
PCIE CPU TX	* TX	*	PCIE 2OTHERHS	PCIE 2OTHERHS	TOP BOTTOM	=6x DIELECTRIC	?
PCIE CPU RX	* RX	*	PCIE 2OTHERHS	PCIE 2OTHERHS	TOP BOTTOM	=6x DIELECTRIC	?
PCIE CPU TX	*	*	PCIE 2OTHER	PCIE 2OTHER	TOP BOTTOM	=5x DIELECTRIC	?
PCIE CPU RX	*	*	PCIE 2OTHER	PCIE 2OTHER	TOP BOTTOM	=5x DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE TX2TX	*	=2 5x DIELECTRIC	?
PCIE RX2RX	*	=2 5x DIELECTRIC	?
PCIE TX2OTHERTX	*	=4x DIELECTRIC	?
PCIE RX2OTHERRX	*	=4x DIELECTRIC	?
PCIE TX2RX	*	=6x DIELECTRIC	?
PCIE RX2TX	*	=6x DIELECTRIC	?
PCIE 2OTHERHS	*	=4x DIELECTRIC	?
PCIE 2OTHER	*	=3x DIELECTRIC	?

PCH PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE PCH TX	PCIE PCH TX	*	PCIE TX2TX	PCIE TX2TX	TOP BOTTOM	=5x DIELECTRIC	?
PCIE PCH RX	PCIE PCH RX	*	PCIE RX2RX	PCIE RX2RX	TOP BOTTOM	=5x DIELECTRIC	?
PCIE PCH TX	* PCH TX	*	PCIE TX2OTHERTX	PCIE TX2OTHERTX	TOP BOTTOM	=5x DIELECTRIC	?
PCIE PCH RX	* PCH RX	*	PCIE RX2OTHERRX	PCIE RX2OTHERRX	TOP BOTTOM	=5x DIELECTRIC	?
PCIE PCH TX	* PCH TX	*	PCIE TX2RX	PCIE TX2RX	TOP BOTTOM	=7x DIELECTRIC	?
PCIE PCH RX	* PCH RX	*	PCIE RX2TX	PCIE RX2TX	TOP BOTTOM	=7x DIELECTRIC	?
PCIE PCH TX	* TX	*	PCIE 2OTHERHS	PCIE 2OTHERHS	TOP BOTTOM	=6x DIELECTRIC	?
PCIE PCH RX	* RX	*	PCIE 2OTHERHS	PCIE 2OTHERHS	TOP BOTTOM	=6x DIELECTRIC	?
PCIE PCH TX	* TX	*	PCIE 2OTHERHS	PCIE 2OTHERHS	TOP BOTTOM	=6x DIELECTRIC	?
PCIE PCH RX	* RX	*	PCIE 2OTHERHS	PCIE 2OTHERHS	TOP BOTTOM	=6x DIELECTRIC	?
PCIE PCH TX	*	*	PCIE 2OTHER	PCIE 2OTHER	TOP BOTTOM	=5x DIELECTRIC	?
PCIE PCH RX	*	*	PCIE 2OTHER	PCIE 2OTHER	TOP BOTTOM	=5x DIELECTRIC	?

Note: DisplayPort tables are on Page 113

SOURCE 471984 Chief River MS PDG 1.0 and the spacing rule is adjusted per SI team feedback

CPU Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE		NET NAME	LENGTH
	PHYSICAL	SPACING		
CPU PECL	CPU 45S	CPU COMP	CPU PECL	6 38
PM SYNC	CPU 45S	CPU AGTL	PM SYNC	
PM MEM PWRGD	CPU 45S	CPU AGTL	PM MEM PWRGD	
	CPU 45S	CPU ITP	XDP DBRESET L	16 17
	CPU 45S	CPU ITP	XDP CPU PRDY L	6 16 64
	CPU 45S	CPU ITP	XDP CPU PREO L	6 16 64
	CPU 27F4S	CPU COMP	EDP COMP	
	CPU 27F4S	CPU COMP	CPU PEG COMP	
CPU SM RCOMP	CPU 27F4S	CPU COMP	CPU SM RCOMP<0>	6
CPU SM RCOMP	CPU 27F4S	CPU COMP	CPU SM RCOMP<1>	6
CPU SM RCOMP	CPU 27F4S	CPU COMP	CPU SM RCOMP<2>	6
	CPU 45S	CPU ITP	CPU CFG<1>..0	6 16 64
CPU CATERE L	CPU 45S	CPU AGTL	CPU CATERE L	6 37
	CPU 45S	CPU AGTL	CPU VCCIO SEL	
CPU PROCHOT L	CPU 45S	CPU AGTL	CPU PROCHOT L	6 37 38 51
CPU PWRGD	CPU 45S	CPU AGTL	CPU PWRGD	6
PM THRMTRIP L	CPU 45S	CPU SMIL	PM THRMTRIP L	15 18
DMI CLK100M CPU P	CLK 80D 80D	CLK 80D	DMI CLK100M CPU P	
DMI CLK100M CPU N	CLK 80D 80D	CLK 80D	DMI CLK100M CPU N	
DPLL REF CLKP	CLK 80D 80D	CLK 80D	DPLL REF CLKP	
DPLL REF CLKN	CLK 80D 80D	CLK 80D	DPLL REF CLKN	
ITPCPU CLK100M P	CLK 80D 80D	CLK 80D	ITPCPU CLK100M P	
ITPCPU CLK100M N	CLK 80D 80D	CLK 80D	ITPCPU CLK100M N	
ITPXDP CLK100M P	CLK 80D 80D	CLK 80D	ITPXDP CLK100M P	
ITPXDP CLK100M N	CLK 80D 80D	CLK 80D	ITPXDP CLK100M N	
XDP CPU CLK100M P	CLK 80D 80D	CLK 80D	XDP CPU CLK100M P	
XDP CPU CLK100M N	CLK 80D 80D	CLK 80D	XDP CPU CLK100M N	
XDP CPU TDI	CPU 45S	CPU ITP	XDP CPU TDI	6 16 64
XDP CPU TDO	CPU 45S	CPU ITP	XDP CPU TDO	6 16 64
XDP CPU TMS	CPU 45S	CPU ITP	XDP CPU TMS	6 16 64
XDP CPU TCK	CPU 45S	CPU ITP	XDP CPU TCK	6 16 64
XDP CPUPCH TRST L	CPU 45S	CPU ITP	XDP CPUPCH TRST L	6 13 16 64
XDP BPM L<1>..0	CPU 45S	CPU ITP	XDP BPM L<1>..0	6 16
XDP OBSDATA B<3>..0	CPU 45S	CPU ITP	XDP OBSDATA B<3>..0	6 16
CPU CFG<15>..12	CPU 45S	CPU ITP	CPU CFG<15>..12	6 16
XDP CPURST L	CPU 45S	CPU ITP	XDP CPURST L	16
CPU VCCSENSE P	SENSE 1T01 P2MM	CPU VCCSENSE	CPU VCCSENSE P	6 51
CPU VCCSENSE N	SENSE 1T01 P2MM	CPU VCCSENSE	CPU VCCSENSE N	6 51
CPU VCCIOSENSE P	SENSE 1T01 P2MM	CPU VCCIOSENSE	CPU VCCIOSENSE P	
CPU VCCIOSENSE N	SENSE 1T01 P2MM	CPU VCCIOSENSE	CPU VCCIOSENSE N	
CPU AXG SENSE P	SENSE 1T01 P2MM	CPU AXG SENSE	CPU AXG SENSE P	
CPU AXG SENSE N	SENSE 1T01 P2MM	CPU AXG SENSE	CPU AXG SENSE N	
CPU VDDQ SENSE P	CPU 27F4S	CPU VCCSENSE	CPU VDDQ SENSE P	
CPU VDDQ SENSE N	CPU 27F4S	CPU VCCSENSE	CPU VDDQ SENSE N	
CPU AXG VALSENSE P	CPU 27F4S	CPU VCCSENSE	CPU AXG VALSENSE P	
CPU AXG VALSENSE N	CPU 27F4S	CPU VCCSENSE	CPU AXG VALSENSE N	
CPU VCC VALSENSE P	CPU 27F4S	CPU VCCSENSE	CPU VCC VALSENSE P	
CPU VCC VALSENSE N	CPU 27F4S	CPU VCCSENSE	CPU VCC VALSENSE N	
CPU VIDALERT L	CPU 45S	CPU COMP	CPU VIDALERT L	6 51
CPU VIDSCLK	CPU 45S	CPU COMP	CPU VIDSCLK	6 51
CPU VIDSOUT	CPU 45S	CPU COMP	CPU VIDSOUT	6 51
PCIE CPU SSD R2D	PCIE 80D	PCIE CPU TX	PCIE CPU SSD R2D	12 30
PCIE CPU SSD R2D	PCIE 80D	PCIE CPU TX	PCIE CPU SSD R2D	12 30
PCIE SSD R2D P<3>..0	PCIE 80D	PCIE CPU TX	PCIE SSD R2D P<3>..0	30 64
PCIE SSD R2D N<3>..0	PCIE 80D	PCIE CPU TX	PCIE SSD R2D N<3>..0	30 64
PCIE SSD D2R C P<3>..0	PCIE 80D	PCIE CPU RX	PCIE SSD D2R C P<3>..0	
PCIE SSD D2R C N<3>..0	PCIE 80D	PCIE CPU RX	PCIE SSD D2R C N<3>..0	
PCIE SSD D2R P<3>..0	PCIE 80D	PCIE CPU RX	PCIE SSD D2R P<3>..0	12 30 64
PCIE SSD D2R N<3>..0	PCIE 80D	PCIE CPU RX	PCIE SSD D2R N<3>..0	12 30 64
PCIE CLK100M SSD P	CLK 80D 80D	CLK 80D	PCIE CLK100M SSD P	12 30 64
PCIE CLK100M SSD N	CLK 80D 80D	CLK 80D	PCIE CLK100M SSD N	12 30 64
DP TBT ML	DP 80D	DP TX	DP TBT ML	25
DP TBT ML	DP 80D	DP TX	DP TBT ML	25
DP TBT ML	DP 80D	DP TX	DP TBT ML	25
DP TBT ML	DP 80D	DP TX	DP TBT ML	25
DP TBT AUXCH	DP 80D	DP AUX	DP TBT AUXCH	5 25
DP TBT AUXCH	DP 80D	DP AUX	DP TBT AUXCH	5 25
DP TBT AUXCH	DP 80D	DP AUX	DP TBT AUXCH	5 25
DP TBT AUXCH	DP 80D	DP AUX	DP TBT AUXCH	5 25
DP TBT ML	DP 80D	DP TX	DP TBT ML	25
DP TBT ML	DP 80D	DP TX	DP TBT ML	25
DP TBT ML	DP 80D	DP TX	DP TBT ML	25
DP TBT ML	DP 80D	DP TX	DP TBT ML	25
DP TBT AUXCH	DP 80D	DP AUX	DP TBT AUXCH	5 25
DP TBT AUXCH	DP 80D	DP AUX	DP TBT AUXCH	5 25
DP TBT AUXCH	DP 80D	DP AUX	DP TBT AUXCH	5 25
DP TBT AUXCH	DP 80D	DP AUX	DP TBT AUXCH	5 25
DP TBT ML	DP 80D	DP TX	DP TBT ML	25
DP TBT ML	DP 80D	DP TX	DP TBT ML	25
DP TBT ML	DP 80D	DP TX	DP TBT ML	25
DP TBT ML	DP 80D	DP TX	DP TBT ML	25
DP TBT AUXCH	DP 80D	DP AUX	DP TBT AUXCH	5 25
DP TBT AUXCH	DP 80D	DP AUX	DP TBT AUXCH	5 25
DP TBT AUXCH	DP 80D	DP AUX	DP TBT AUXCH	5 25
DP TBT AUXCH	DP 80D	DP AUX	DP TBT AUXCH	5 25
DP INT ML	DP 80D	DP TX	DP INT ML	60 64
DP INT ML	DP 80D	DP TX	DP INT ML	60 64
DP INT ML	DP 80D	DP TX	DP INT ML	60 64
DP INT ML	DP 80D	DP TX	DP INT ML	60 64
DP INT AUXCH	DP 80D	DP AUX	DP INT AUXCH	60 64
DP INT AUXCH	DP 80D	DP AUX	DP INT AUXCH	60 64
DP INT AUXCH	DP 80D	DP AUX	DP INT AUXCH	60 64
DP INT AUXCH	DP 80D	DP AUX	DP INT AUXCH	60 64

PCie SSD

DP

SYNC MASTER=CONSTRAINTS SYNC DATE=09/25/2012

CPU Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH\_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 111 OF 121

SHEET 67 OF 76



LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD
CLK LPC 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x DIELECTRIC	?
CLK LPC	*	=4x DIELECTRIC	?

SOURCE Calpella Platform Design Guide for Ihex Peak M (DG 398905 398905 v1 5) Section 3 15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB 45S R 50S	TOP BOTTOM	=50 OHM SE	=50 OHM SE	=50 OHM SE	=50 OHM SE		
SMB 45S R 50S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x DIELECTRIC	?

SOURCE Calpella Platform Design Guide for Ihex Peak M (DG 398905 398905 v1 5) Section 3 15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK SLOW 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK SLOW	*	=4x DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH ITP	*	=2 1 SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP 80D	*	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP 2DP	*	=3x DIELECTRIC	?
DP 2OTHERHS	*	=4x DIELECTRIC	?
DP 2OTHER	*	=3x DIELECTRIC	?
DP AUX	*	=3x DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP TX	DP TX	*	DP 2DP
DP TX	* TX	*	DP 2OTHERHS
DP TX	* RX	*	DP 2OTHERHS
DP TX	*	*	DP 2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK SLOW 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD
CLK 25M 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK SLOW	*	=2x DIELECTRIC	?
CLK 25M	*	=5x DIELECTRIC	?

NOTE 25MHz system clocks very sensitive to noise

PCH Net Properties

ELECTRICAL CONSTRAINT SET	PHYSICAL	SPACING	NET TYPE	
LPC AD	LPC 45S	LPC	LPC AD<3..0>	14 37 64
LPC FRAME L	LPC 45S	LPC	LPC FRAME L	14 37 64
LPC CLK32K	LPC 45S	LPC	LPCPLUS RESET L	64
LPC CLK24M	CLK LPC 45S	CLK LPC	LPC CLK24M SMC	17 37
LPC CLK24M	CLK LPC 45S	CLK LPC	LPC CLK24M SMC R	17 37
LPC CLK24M	CLK LPC 45S	CLK LPC	LPC CLK24M LPCPLUS	
LPC CLK24M	CLK LPC 45S	CLK LPC	LPC CLK24M LPCPLUS R	
SMBUS PCH CLK	SMB 45S R 50S	SMB	SMBUS PCH CLK	14 16 19 40 56
SMBUS PCH DATA	SMB 45S R 50S	SMB	SMBUS PCH DATA	14 16 19 40 56
SMBUS PCH 0 CLK	SMB 45S R 50S	SMB	SMB PCH 0 CLK	14 40
SMBUS PCH 0 DATA	SMB 45S R 50S	SMB	SMB PCH 0 DATA	14 40
SMBUS SMC 1 SD SCT	SMB 45S R 50S	SMB	SMBUS SMC 1 SD SCT	11 32 37 40 43 44 64
SMBUS SMC 1 SD SDA	SMB 45S R 50S	SMB	SMBUS SMC 1 SD SDA	11 32 37 40 43 44 64
HDA BIT CLK	HDA 45S	HDA	HDA BIT CLK	12 61 65
HDA BIT CLK R	HDA 45S	HDA	HDA BIT CLK R	12
HDA SYNC	HDA 45S	HDA	HDA SYNC	12 61 65
HDA SYNC R	HDA 45S	HDA	HDA SYNC R	12
HDA RST L	HDA 45S	HDA	HDA RST L	12
HDA RST L	HDA 45S	HDA	HDA RST L	12 61 65
HDA SDINO	HDA 45S	HDA	HDA SDINO	12 61 65
HDA SDOUT	HDA 45S	HDA	HDA SDOUT	12 61 65
HDA SDOUT R	HDA 45S	HDA	HDA SDOUT R	12 17
PM SUS CLK	CLK SLOW 45S	CLK SLOW	PM CLK32K SUSCLK R	13 38
SMC CLK32K	CLK SLOW 45S	CLK SLOW	SMC CLK32K	37 38
SPI CLK R	SPI 45S	SPI	SPI CLK R	14 46
SPI CLK	SPI 45S	SPI	SPI CLK	46
SPI MOSI R	SPI 45S	SPI	SPI MOSI R	14 46
SPI MOSI	SPI 45S	SPI	SPI MOSI	46
SPI MISO	SPI 45S	SPI	SPI MISO	14 46
SPI MISO R	SPI 45S	SPI	SPI MISO R	46
SPI CS0 R L	SPI 45S	SPI	SPI CS0 R L	14 46
SPI CS0 L	SPI 45S	SPI	SPI CS0 L	46
SPI SMC CLK	SPI 45S	SPI	SPI SMC CLK	37 46
SPI SMC MOSI	SPI 45S	SPI	SPI SMC MOSI	37 46
SPI SMC MISO	SPI 45S	SPI	SPI SMC MISO	37 46
SPI SMC CS L	SPI 45S	SPI	SPI SMC CS L	37 46
SPI MLB CLK	SPI 45S	SPI	SPI MLB CLK	46
SPI MLB IO0 MOSI	SPI 45S	SPI	SPI MLB IO0 MOSI	46
SPI MLB IO1 MISO	SPI 45S	SPI	SPI MLB IO1 MISO	46
SPI MLB CS L	SPI 45S	SPI	SPI MLB CS L	46
SPI IO<2>	SPI 45S	SPI	SPI IO<2>	14 46
SPI IO2 R	SPI 45S	SPI	SPI IO2 R	46
SPI MLB IO2 WP L	SPI 45S	SPI	SPI MLB IO2 WP L	46
SPI IO<3>	SPI 45S	SPI	SPI IO<3>	14 46
SPI IO3 R	SPI 45S	SPI	SPI IO3 R	46
SPI MLB IO3 HOLD L	SPI 45S	SPI	SPI MLB IO3 HOLD L	46
PCIE AP R2D	PCIE 80D	PCIE PCH TX	PCIE AP R2D P	29 64
PCIE AP R2D	PCIE 80D	PCIE PCH TX	PCIE AP R2D N	29 64
PCIE AP R2D C P	PCIE 80D	PCIE PCH TX	PCIE AP R2D C P	14 29
PCIE AP R2D C N	PCIE 80D	PCIE PCH TX	PCIE AP R2D C N	14 29
PCIE AP D2R P	PCIE 80D	PCIE PCH BX	PCIE AP D2R P	14 29 64
PCIE AP D2R N	PCIE 80D	PCIE PCH BX	PCIE AP D2R N	14 29 64
PCIE CLK100M AP P	CLK PCIE 80D	CLK PCIE	PCIE CLK100M AP P	12 29 64
PCIE CLK100M AP N	CLK PCIE 80D	CLK PCIE	PCIE CLK100M AP N	12 29 64
PCIE TBT R2D P<3..0>	PCIE 80D	PCIE PCH TX	PCIE TBT R2D P<3..0>	25
PCIE TBT R2D N<3..0>	PCIE 80D	PCIE PCH TX	PCIE TBT R2D N<3..0>	25
PCIE TBT R2D C P<3..0>	PCIE 80D	PCIE PCH TX	PCIE TBT R2D C P<3..0>	14 25
PCIE TBT R2D C N<3..0>	PCIE 80D	PCIE PCH TX	PCIE TBT R2D C N<3..0>	14 25
PCIE TBT D2R P<3..0>	PCIE 80D	PCIE PCH BX	PCIE TBT D2R P<3..0>	14 25
PCIE TBT D2R N<3..0>	PCIE 80D	PCIE PCH BX	PCIE TBT D2R N<3..0>	14 25
PCIE TBT D2R C P<3..0>	PCIE 80D	PCIE PCH BX	PCIE TBT D2R C P<3..0>	25
PCIE TBT D2R C N<3..0>	PCIE 80D	PCIE PCH BX	PCIE TBT D2R C N<3..0>	25
PCIE CLK100M TBT P	CLK PCIE 80D	CLK PCIE	PCIE CLK100M TBT P	12 25
PCIE CLK100M TBT N	CLK PCIE 80D	CLK PCIE	PCIE CLK100M TBT N	12 25
PEG CLK100M P	CLK PCIE 80D	CLK PCIE	PEG CLK100M P	
PEG CLK100M N	CLK PCIE 80D	CLK PCIE	PEG CLK100M N	
XDP PCH TDI	PCH 45S	PCH ITP	XDP PCH TDI	12 16 64
XDP PCH TDO	PCH 45S	PCH ITP	XDP PCH TDO	12 16 64
XDP PCH TMS	PCH 45S	PCH ITP	XDP PCH TMS	12 16 64
XDP PCH TCK	PCH 45S	PCH ITP	XDP PCH TCK	12 16 64
PCIE CAMERA R2D P	PCIE 80D	PCIE PCH TX	PCIE CAMERA R2D P	31 32
PCIE CAMERA R2D N	PCIE 80D	PCIE PCH TX	PCIE CAMERA R2D N	31 32
PCIE CAMERA R2D C P	PCIE 80D	PCIE PCH TX	PCIE CAMERA R2D C P	14 32
PCIE CAMERA R2D C N	PCIE 80D	PCIE PCH TX	PCIE CAMERA R2D C N	14 32
PCIE CAMERA D2R P	PCIE 80D	PCIE PCH BX	PCIE CAMERA D2R P	14 32
PCIE CAMERA D2R N	PCIE 80D	PCIE PCH BX	PCIE CAMERA D2R N	14 32
PCIE CAMERA D2R C P	PCIE 80D	PCIE PCH BX	PCIE CAMERA D2R C P	31 32
PCIE CAMERA D2R C N	PCIE 80D	PCIE PCH BX	PCIE CAMERA D2R C N	31 32
PCIE CLK100M CAMERA P	CLK PCIE 80D	CLK PCIE	PCIE CLK100M CAMERA P	12 32
PCIE CLK100M CAMERA N	CLK PCIE 80D	CLK PCIE	PCIE CLK100M CAMERA N	12 32
PCIE CLK100M CAMERA C P	CLK PCIE 80D	CLK PCIE	PCIE CLK100M CAMERA C P	31 32
PCIE CLK100M CAMERA C N	CLK PCIE 80D	CLK PCIE	PCIE CLK100M CAMERA C N	31 32

Clock Net Properties

ELECTRICAL CONSTRAINT SET	PHYSICAL	SPACING	NET TYPE
SYSCLK CLK32K RTCX1	CLK SLOW 45S	CLK SLOW	SYSCLK CLK32K RTCX1
SYSCLK CLK25M CAMERA	CLK 25M 45S	CLK 25M	SYSCLK CLK25M CAMERA
CLK25M CAM CLKP	CLK 25M 45S	CLK 25M	CLK25M CAM CLKP
CLK25M CAM XTALP R	CLK 25M 45S	CLK 25M	CLK25M CAM XTALP R
CLK25M CAM XTALP	CLK 25M 45S	CLK 25M	CLK25M CAM XTALP
CLK25M CAM XTALN	CLK 25M 45S	CLK 25M	CLK25M CAM XTALN
CLK25M CAM CLKN	CLK 25M 45S	CLK 25M	CLK25M CAM CLKN
SYSCLK CLK25M TBT	CLK 25M 45S	CLK 25M	SYSCLK CLK25M TBT
SYSCLK CLK25M TBT R	CLK 25M 45S	CLK 25M	SYSCLK CLK25M TBT R
SYSCLK CLK25M XTAL	CLK 25M 45S	CLK 25M	SYSCLK CLK25M XTAL
SYSCLK CLK25M X1	CLK 25M 45S	CLK 25M	SYSCLK CLK25M X1
SYSCLK CLK25M X2	CLK 25M 45S	CLK 25M	SYSCLK CLK25M X2
SDCLK CLK25M X2 R	CLK 25M 45S	CLK 25M	SDCLK CLK25M X2 R
SDCLK CLK25M X2	CLK 25M 45S	CLK 25M	SDCLK CLK25M X2
SDCLK CLK25M X2 R	CLK 25M 45S	CLK 25M	SDCLK CLK25M X2 R
SDCLK CLK25M X1	CLK 25M 45S	CLK 25M	SDCLK CLK25M X1

SYNC MASTER=141 MLB SYNC DATE=12/14/2012  
PAGE TITLE

**PCH Constraints 2**

Apple Inc.

DRAWING NUMBER <SCH\_NUM> SIZE D  
REVISION <E4LABEL>  
BRANCH <BRANCH>  
PAGE 113 OF 121  
SHEET 69 OF 76

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	10000
MEM_2GND	*	=2x_DIELECTRIC	10000
MEM_2OTHER	*	=6x_DIELECTRIC	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_73D
MEM_40S	MEM_TERM	MEM_50S

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_2OTHER
MEM_A_DQS_1	*	*	MEM_2OTHER
MEM_A_DQS_2	*	*	MEM_2OTHER
MEM_A_DQS_3	*	*	MEM_2OTHER
MEM_A_DQS_4	*	*	MEM_2OTHER
MEM_A_DQS_5	*	*	MEM_2OTHER
MEM_A_DQS_6	*	*	MEM_2OTHER
MEM_A_DQS_7	*	*	MEM_2OTHER
MEM_B_DQS_0	*	*	MEM_2OTHER
MEM_B_DQS_1	*	*	MEM_2OTHER
MEM_B_DQS_2	*	*	MEM_2OTHER
MEM_B_DQS_3	*	*	MEM_2OTHER
MEM_B_DQS_4	*	*	MEM_2OTHER
MEM_B_DQS_5	*	*	MEM_2OTHER
MEM_B_DQS_6	*	*	MEM_2OTHER
MEM_B_DQS_7	*	*	MEM_2OTHER
MEM_A_DATA_0	*	*	MEM_2OTHER
MEM_A_DATA_1	*	*	MEM_2OTHER
MEM_A_DATA_2	*	*	MEM_2OTHER
MEM_A_DATA_3	*	*	MEM_2OTHER
MEM_A_DATA_4	*	*	MEM_2OTHER
MEM_A_DATA_5	*	*	MEM_2OTHER
MEM_A_DATA_6	*	*	MEM_2OTHER
MEM_A_DATA_7	*	*	MEM_2OTHER
MEM_B_DATA_0	*	*	MEM_2OTHER
MEM_B_DATA_1	*	*	MEM_2OTHER
MEM_B_DATA_2	*	*	MEM_2OTHER
MEM_B_DATA_3	*	*	MEM_2OTHER
MEM_B_DATA_4	*	*	MEM_2OTHER
MEM_B_DATA_5	*	*	MEM_2OTHER
MEM_B_DATA_6	*	*	MEM_2OTHER
MEM_B_DATA_7	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM

Memory Net Properties

ELECTRICAL CONSTRAINT SET	NET_TYPE		
	PHYSICAL	SPACING	
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK P<0>
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK N<0>
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK P<1>
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK N<1>
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A CS L<1..0>
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A ODT<0>
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM A CKE<1..0>
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM A CKE<3..2>
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM A CAA<9..0>
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM A CAB<9..0>
MEM_A_DQ_BYT0	MEM_40S	MEM_A_DATA_0	MEM A DQ<7..0>
MEM_A_DQ_BYT1	MEM_40S	MEM_A_DATA_1	MEM A DQ<15..8>
MEM_A_DQ_BYT2	MEM_40S	MEM_A_DATA_2	MEM A DQ<23..16>
MEM_A_DQ_BYT3	MEM_40S	MEM_A_DATA_3	MEM A DQ<31..24>
MEM_A_DQ_BYT4	MEM_40S	MEM_A_DATA_4	MEM A DQ<39..32>
MEM_A_DQ_BYT5	MEM_40S	MEM_A_DATA_5	MEM A DQ<47..40>
MEM_A_DQ_BYT6	MEM_40S	MEM_A_DATA_6	MEM A DQ<55..48>
MEM_A_DQ_BYT7	MEM_40S	MEM_A_DATA_7	MEM A DQ<63..56>
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS P<0>
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS N<0>
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS P<1>
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS N<1>
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS P<2>
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS N<2>
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS P<3>
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS N<3>
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS P<4>
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS N<4>
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS P<5>
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS N<5>
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS P<6>
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS N<6>
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS P<7>
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS N<7>
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK P<0>
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK N<0>
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK P<1>
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK N<1>
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B CS L<1..0>
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B ODT<0>
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM B CKE<1..0>
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM B CKE<3..2>
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM B CAA<9..0>
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM B CAB<9..0>
MEM_B_DQ_BYT0	MEM_40S	MEM_B_DATA_0	MEM B DQ<7..0>
MEM_B_DQ_BYT1	MEM_40S	MEM_B_DATA_1	MEM B DQ<15..8>
MEM_B_DQ_BYT2	MEM_40S	MEM_B_DATA_2	MEM B DQ<23..16>
MEM_B_DQ_BYT3	MEM_40S	MEM_B_DATA_3	MEM B DQ<31..24>
MEM_B_DQ_BYT4	MEM_40S	MEM_B_DATA_4	MEM B DQ<39..32>
MEM_B_DQ_BYT5	MEM_40S	MEM_B_DATA_5	MEM B DQ<47..40>
MEM_B_DQ_BYT6	MEM_40S	MEM_B_DATA_6	MEM B DQ<55..48>
MEM_B_DQ_BYT7	MEM_40S	MEM_B_DATA_7	MEM B DQ<63..56>
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS P<0>
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS N<0>
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS P<1>
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS N<1>
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS P<2>
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS N<2>
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS P<3>
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS N<3>
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS P<4>
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS N<4>
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS P<5>
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS N<5>
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS P<6>
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS N<6>
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS P<7>
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS N<7>
MEM_PWR			PP1V2 S3
MEM_PWR			PP0V6 S3 MEM VREFCA A
MEM_PWR			PP0V6 S3 MEM VREFDO A
MEM_PWR			PP0V6 S3 MEM VREFCA B
MEM_PWR			PP0V6 S3 MEM VREFDO B

SYNC MASTER=CONSTRAINTS SYNC DATE=09/25/2012

Apple Inc.

Memory Constraints

DRAWING NUMBER: <SCH\_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 114 OF 121 SHEET: 70 OF 76

### DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

#### Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT SPI 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT SPI	*	=2x DIELECTRIC	?

#### Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP 80D	*	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF	=80 OHM DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP TX	TBTDP TX	*	TBTDP TX2TX	TBTDP TX2TX	TOP BOTTOM	=6x DIELECTRIC	?
TBTDP RX	TBTDP RX	*	TBTDP RX2RX	TBTDP RX2RX	TOP BOTTOM	=6x DIELECTRIC	?
TBTDP TX	TBTDP RX	*	TBTDP TX2RX	TBTDP TX2RX	TOP BOTTOM	=10x DIELECTRIC	?
TBTDP RX	TBTDP TX	*	TBTDP TX2RX	TBTDP TX2RX	TOP BOTTOM	=10x DIELECTRIC	?
TBTDP TX	* TX	*	TBTDP 20THERHS	TBTDP 20THER	TOP BOTTOM	=6x DIELECTRIC	?
TBTDP RX	* TX	*	TBTDP 20THERHS	TBTDP 20THER	TOP BOTTOM	=6x DIELECTRIC	?
TBTDP TX	* RX	*	TBTDP 20THERHS	TBTDP 20THER	TOP BOTTOM	=6x DIELECTRIC	?
TBTDP RX	* RX	*	TBTDP 20THERHS	TBTDP 20THER	TOP BOTTOM	=6x DIELECTRIC	?
TBTDP TX	*	*	TBTDP 20THER	TBTDP 20THER	TOP BOTTOM	=6x DIELECTRIC	?
TBTDP RX	*	*	TBTDP 20THER	TBTDP 20THER	TOP BOTTOM	=6x DIELECTRIC	?
TBTDP TX	*	*	TBTDP 20THER	TBTDP 20THER	TOP BOTTOM	=4x DIELECTRIC	?
TBTDP RX	*	*	TBTDP 20THER	TBTDP 20THER	TOP BOTTOM	=4x DIELECTRIC	?

### Thunderbolt/DP Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE		
	PHYSICAL	SPACING	
TBT A E2D	TBTDP 80D	TBTDP TX	TBT A E2D C P<1..0> 25 28
TBT A E2D	TBTDP 80D	TBTDP TX	TBT A E2D C N<1..0> 25 28
TBT A E2D	TBTDP 80D	TBTDP TX	TBT A E2D P<1..0> 28
TBT A E2D	TBTDP 80D	TBTDP TX	TBT A E2D N<1..0> 28
DP TBTPA ML1	DP 80D	DP TX	DP TBTPA ML C P<1> 25 28
DP TBTPA ML1	DP 80D	DP TX	DP TBTPA ML C N<1> 25 28
DP TBTPA ML3	DP 80D	DP TX	DP TBTPA ML C P<3> 25 28
DP TBTPA ML3	DP 80D	DP TX	DP TBTPA ML C N<3> 25 28
DP TBTPA ML3	DP 80D	DP TX	DP TBTPA ML P<3..1:2> 28
DP TBTPA ML3	DP 80D	DP TX	DP TBTPA ML N<3..1:2> 28
DP TBTPA ML3	DP 80D	DP TX	DP A LSX ML P<1> 28
DP TBTPA ML3	DP 80D	DP TX	DP A LSX ML N<1> 28
TBT A D2R	TBTDP 80D	TBTDP RX	TBT A D2R C P<1..0> 28
TBT A D2R	TBTDP 80D	TBTDP RX	TBT A D2R C N<1..0> 28
TBT A D2R1	TBTDP 80D	TBTDP RX	TBT A D2R P<1> 25 28
TBT A D2R1	TBTDP 80D	TBTDP RX	TBT A D2R N<1> 25 28
TBT A D2R1	TBTDP 80D	TBTDP RX	TBT A D2R P<0> 25 28
TBT A D2R1	TBTDP 80D	TBTDP RX	TBT A D2R N<0> 25 28
TBT A AUXCH	DP 80D	DP AUX	DP TBTPA AUXCH C P 25 28
TBT A AUXCH	DP 80D	DP AUX	DP TBTPA AUXCH C N 25 28
TBT A AUXCH	DP 80D	DP AUX	DP TBTPA AUXCH P 28
TBT A AUXCH	DP 80D	DP AUX	DP TBTPA AUXCH N 28
TBT A AUXCH	DP 80D	DP AUX	DP A AUXCH DDC P 28
TBT A AUXCH	DP 80D	DP AUX	DP A AUXCH DDC N 28
TBT A D2R1	TBTDP 80D	TBTDP RX	TBT A D2R1 AUXDDC P 28
TBT A D2R1	TBTDP 80D	TBTDP RX	TBT A D2R1 AUXDDC N 28
TBT B E2D	TBTDP 80D	TBTDP TX	TBT B E2D C P<1..0> 64
TBT B E2D	TBTDP 80D	TBTDP TX	TBT B E2D C N<1..0> 64
TBT B E2D	TBTDP 80D	TBTDP TX	TBT B E2D P<1..0> 64
TBT B E2D	TBTDP 80D	TBTDP TX	TBT B E2D N<1..0> 64
NC DP TBTPB ML	DP 80D	DP TX	NC DP TBTPB ML CP<3..1:2> 64
NC DP TBTPB ML	DP 80D	DP TX	NC DP TBTPB ML CN<3..1:2> 64
DP TBTPB ML	DP 80D	DP TX	DP TBTPB ML P<3..1:2> 64
DP TBTPB ML	DP 80D	DP TX	DP TBTPB ML N<3..1:2> 64
DP B LSX ML	DP 80D	DP TX	DP B LSX ML P<1> 64
DP B LSX ML	DP 80D	DP TX	DP B LSX ML N<1> 64
TBT B D2R	TBTDP 80D	TBTDP RX	TBT B D2R C P<1..0> 64
TBT B D2R	TBTDP 80D	TBTDP RX	TBT B D2R C N<1..0> 64
TBT B D2R	TBTDP 80D	TBTDP RX	TBT B D2R P<1..0> 64
TBT B D2R	TBTDP 80D	TBTDP RX	TBT B D2R N<1..0> 64
NC DP TBTPB AUXCH	DP 80D	DP AUX	NC DP TBTPB AUXCH CP 25 64
NC DP TBTPB AUXCH	DP 80D	DP AUX	NC DP TBTPB AUXCH CN 25 64
DP TBTPB AUXCH	DP 80D	DP AUX	DP TBTPB AUXCH P 28
DP TBTPB AUXCH	DP 80D	DP AUX	DP TBTPB AUXCH N 28
DP B AUXCH DDC	DP 80D	DP AUX	DP B AUXCH DDC P 28
DP B AUXCH DDC	DP 80D	DP AUX	DP B AUXCH DDC N 28
TBT B D2R1	TBTDP 80D	TBTDP RX	TBT B D2R1 AUXDDC P 28
TBT B D2R1	TBTDP 80D	TBTDP RX	TBT B D2R1 AUXDDC N 28

Only used on dual-port hosts.

### Thunderbolt IC Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE		
	PHYSICAL	SPACING	
DP TBTSRC ML	DP 80D	DP TX	DP TBTSRC ML C P<3..0> 25
DP TBTSRC ML	DP 80D	DP TX	DP TBTSRC ML C N<3..0> 25
DP TBTSRC AUXCH	DP 80D	DP AUX	DP TBTSRC AUXCH C P 25
DP TBTSRC AUXCH	DP 80D	DP AUX	DP TBTSRC AUXCH C N 25
TBT SPI CLK	TBT SPI 45S	TBT SPI	TBT SPI CLK 25
TBT SPI MOSI	TBT SPI 45S	TBT SPI	TBT SPI MOSI 25
TBT SPI MISO	TBT SPI 45S	TBT SPI	TBT SPI MISO 25
TBT SPI CS L	TBT SPI 45S	TBT SPI	TBT SPI CS L 25

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=CONSTRAINTS		SYNC DATE=09/25/2012	
<b>Thunderbolt Constraints</b>			
Apple Inc.		DRAWING NUMBER	SIZE
Apple		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	115 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	71 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

### MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI 85D	*	*1_OHM_DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI 2OTHER	*	=4X DIELECTRIC	?	MIPI 2OTHER	TOP BOTTOM	=6X DIELECTRIC	?
MIPI 2CLK	*	=8X DIELECTRIC	?	MIPI 2CLK	TOP BOTTOM	=8X DIELECTRIC	?
MIPICLK 2OTHER	*	=7X DIELECTRIC	?	MIPICLK 2OTHER	TOP BOTTOM	=10X DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI DATA	*	*	MIPI 2OTHER
MIPI DATA	CLK MIPI	*	MIPI 2CLK
CLK MIPI	*	*	MIPICLK 2OTHER

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2 MEM 45S	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE	=STANDARD	=STANDARD
S2 MEM 85D	*	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF

### Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2 DATA2SELF	*	=2X DIELECTRIC	?	S2 DATA2SELF	TOP BOTTOM	=4X DIELECTRIC	?
S2 DQS2OWNDATA	*	=2X DIELECTRIC	?	S2 DQS2OWNDATA	TOP BOTTOM	=4X DIELECTRIC	?
S2_CMD2CMD	*	=2X DIELECTRIC	?	S2_CMD2CMD	TOP BOTTOM	=4X DIELECTRIC	?
S2_CMD2CTRL	*	=2X DIELECTRIC	?	S2_CMD2CTRL	TOP BOTTOM	=4X DIELECTRIC	?
S2 CTRL2CTRL	*	=2X DIELECTRIC	?	S2 CTRL2CTRL	TOP BOTTOM	=4X DIELECTRIC	?
S2 2OTHERMEM	*	=4X DIELECTRIC	?	S2 2OTHERMEM	TOP BOTTOM	=6X DIELECTRIC	?
S2MEM 2PWR	*	=2X DIELECTRIC	?	S2MEM 2PWR	TOP BOTTOM	=4X DIELECTRIC	?
S2MEM 2GND	*	=2X DIELECTRIC	?	S2MEM 2GND	TOP BOTTOM	=4X DIELECTRIC	?
S2MEM 2OTHER	*	=6X DIELECTRIC	?	S2MEM 2OTHER	TOP BOTTOM	=10X DIELECTRIC	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2 MEM DATA*	*	*	S2MEM 2OTHER
S2 MEM DQS*	*	*	S2MEM 2OTHER
S2_MEM_CMD	*	*	S2MEM 2OTHER
S2_MEM_CTRL	*	*	S2MEM 2OTHER
S2_MEM_CLK	*	*	S2MEM 2OTHER
S2 MEM DATA*	=SAME	*	S2 DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2 CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2 2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2 MEM DATA1	*	S2 DQS2OWNDATA
S2_MEM_DQS0	S2 MEM DATA0	*	S2 DQS2OWNDATA

### Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM 2PWR
S2_MEM_PWR	*	*	DEFAULT

### Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM 2GND

### Camera Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE			
	PHYSICAL	SPACING		
S2 MEM CLK	S2 MEM 85D	S2 MEM CLK	MEM CAM CLK P	31 32
S2 MEM CLK	S2 MEM 85D	S2 MEM CLK	MEM CAM CLK N	31 32
S2 MEM CTRL	S2 MEM 45S	S2 MEM CTRL	MEM CAM CKE	31 32
S2 MEM CTRL	S2 MEM 45S	S2 MEM CTRL	MEM CAM CS L	31 32
S2 MEM CTRL	S2 MEM 45S	S2 MEM CTRL	MEM CAM ODT	32
S2 MEM CMD	S2 MEM 45S	S2 MEM CTRL	MEM CAM CAS L	31 32
S2 MEM CMD	S2 MEM 45S	S2 MEM CTRL	MEM CAM RAS L	31 32
S2 MEM CMD	S2 MEM 45S	S2 MEM CMD	MEM CAM WE L	31 32
S2 MEM CMD	S2 MEM 45S	S2 MEM CMD	MEM CAM BA<0>	31 32
S2 MEM CMD	S2 MEM 45S	S2 MEM CMD	MEM CAM BA<1>	31 32
S2 MEM CMD	S2 MEM 45S	S2 MEM CMD	MEM CAM BA<2>	31 32
S2 MEM DQS0	S2 MEM 85D	S2 MEM DQS0	MEM CAM DQS P<0>	31 32
S2 MEM DQS0	S2 MEM 85D	S2 MEM DQS0	MEM CAM DQS N<0>	31 32
S2 MEM DQS1	S2 MEM 85D	S2 MEM DQS1	MEM CAM DQS P<1>	31 32
S2 MEM DQS1	S2 MEM 85D	S2 MEM DQS1	MEM CAM DQS N<1>	31 32
S2 MEM DATA 0	S2 MEM 45S	S2 MEM DATA0	MEM CAM DM<0>	31 32
S2 MEM DATA 1	S2 MEM 45S	S2 MEM DATA1	MEM CAM DM<1>	31 32
S2 MEM A	S2 MEM 45S	S2 MEM CMD	MEM CAM A<14..0>	31 32
S2 MEM DATA 0	S2 MEM 45S	S2 MEM DATA0	MEM CAM DQ<7..0>	31 32
S2 MEM DATA 1	S2 MEM 45S	S2 MEM DATA1	MEM CAM DQ<15..8>	31 32
MIPI DATA S2	MIPI 85D	MIPI DATA	MIPI DATA P	31 32
MIPI DATA S2	MIPI 85D	MIPI DATA	MIPI DATA N	31 32
MIPI DATA S2	MIPI 85D	MIPI DATA	MIPI DATA CONN P	32 64
MIPI DATA S2	MIPI 85D	MIPI DATA	MIPI DATA CONN N	32 64
MIPI CLK S2	MIPI 85D	CLK MIPI	MIPI CLK P	31 32
MIPI CLK S2	MIPI 85D	CLK MIPI	MIPI CLK N	31 32
MIPI CLK S2	MIPI 85D	CLK MIPI	MIPI CLK CONN P	32 64
MIPI CLK S2	MIPI 85D	CLK MIPI	MIPI CLK CONN N	32 64
		S2 MEM PWR	PP1V35 CAM	31 32
		S2 MEM PWR	PP0V675 CAM VREF	31 32
		S2 MEM PWR	PP0V675 MEM CAM VREFCA	32
		S2 MEM PWR	PP0V675 MEM CAM VREFDO	32

SYNC MASTER=141 MLB SYNC DATE=01/30/2013

Camera Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH\_NUM> D  
 REVISION: <E4LABEL>  
 BRANCH: <BRANCH>  
 PAGE: 116 OF 121  
 SHEET: 72 OF 76

www.laptop-schematics.com

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TOL DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2TOL DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM


SMC SMBus Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE		NET NAME	X1	Y1	X2	Y2
	PHYSICAL	SPACING					
SMBUS_SMC_0_S0_SCL	SMB_45S_R_S0S	SMB	SMBUS_SMC_0_S0_SCL	37	40	60	60
SMBUS_SMC_0_S0_SDA	SMB_45S_R_S0S	SMB	SMBUS_SMC_0_S0_SDA	37	40	60	60
SMBUS_SMC_1_S0_SCL	SMB_45S_R_S0S	SMB	SMBUS_SMC_1_S0_SCL	14	32	37	40 43 44 64 69
SMBUS_SMC_1_S0_SDA	SMB_45S_R_S0S	SMB	SMBUS_SMC_1_S0_SDA	14	32	37	40 43 44 64 69
SMBUS_SMC_2_S3_SCL	SMB_45S_R_S0S	SMB	SMBUS_SMC_2_S3_SCL	37	40	61	65
SMBUS_SMC_2_S3_SDA	SMB_45S_R_S0S	SMB	SMBUS_SMC_2_S3_SDA	37	40	61	65
SMBUS_SMC_3_SCL	SMB_45S_R_S0S	SMB	SMBUS_SMC_3_SCL	36	37	40	44 64
SMBUS_SMC_3_SDA	SMB_45S_R_S0S	SMB	SMBUS_SMC_3_SDA	36	37	40	44 64
SMBUS_SMC_5_G3_SCL	SMB_45S_R_S0S	SMB	SMBUS_SMC_5_G3_SCL	37	40	48	50 64
SMBUS_SMC_5_G3_SDA	SMB_45S_R_S0S	SMB	SMBUS_SMC_5_G3_SDA	37	40	48	50 64

SMBus Charger Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE		NET NAME	X1	Y1	X2	Y2
	PHYSICAL	SPACING					
SENSE_DIFFPAIR	2TOL DIFFPAIR		CHGR_CSI_P				50
SENSE_DIFFPAIR	2TOL DIFFPAIR		CHGR_CSI_N				50
SENSE_DIFFPAIR	2TOL DIFFPAIR		CHGR_CSI_R_P				50
SENSE_DIFFPAIR	2TOL DIFFPAIR		CHGR_CSI_R_N				50
SENSE_DIFFPAIR	2TOL DIFFPAIR		CHGR_CSO_P				50
SENSE_DIFFPAIR	2TOL DIFFPAIR		CHGR_CSO_N				50
SENSE_DIFFPAIR	2TOL DIFFPAIR		CHGR_CSO_R_P				43 50
SENSE_DIFFPAIR	2TOL DIFFPAIR		CHGR_CSO_R_N				43 50

www.laptop-schematics.com

SYNC MASTER=CONSTRAINTS		SYNC DATE=09/25/2012	
PAGE TITLE			
SMC Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	117 OF 121
		SHEET	73 OF 76

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SENSE 1T01 45S	*	1T01 DIFFPAIR	=45 OHM SE	=45 OHM SE	=45 OHM SE	=1T01 DIFFPAIR	=1T01 DIFFPAIR
SENSE 1T01 P2MM	*	1T01 DIFFPAIR	0 200 MM	0 100 MM	=1T01 DIFFPAIR	=1T01 DIFFPAIR	=1T01 DIFFPAIR
THERM 1T01 45S	*	1T01 DIFFPAIR	=45 OHM SE	=45 OHM SE	=45 OHM SE	=1T01 DIFFPAIR	=1T01 DIFFPAIR
SPKR DIFFPAIR	*	1T01 DIFFPAIR	0 300 MM	0 100 MM	=1T01 DIFFPAIR	=1T01 DIFFPAIR	=1T01 DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2 1 SPACING	?
THERM	*	=2 1 SPACING	?
AUDIO	*	=2 1 SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND P2MM	*	0 20 MM	10000
PWR P2MM	*	0 20 MM	10000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU COMP	GND	*	GND P2MM
CPU VCCSENSE	GND	*	GND P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK PCIE	*	GND P2MM
GND	PCIE*	*	GND P2MM
GND	SATA*	*	GND P2MM
GND	USB*	*	GND P2MM
GND	LVDS*	*	GND P2MM
SB POWER	CLK PCIE	*	PWR P2MM
SB POWER	SATA*	*	PWR P2MM
SB POWER	SATA*	*	PWR P2MM

J11/J13 Specific Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE		
	PHYSICAL	SPACING	
SENSE DIFFPAIR	THERM 1T01 45S	THERM	INLET THMSNS D1 P 44
SENSE DIFFPAIR	THERM 1T01 45S	THERM	INLET THMSNS D1 N 44
SENSE DIFFPAIR	THERM 1T01 45S	THERM	TBTTHMSNS D2 R P 44
SENSE DIFFPAIR	THERM 1T01 45S	THERM	TBTTHMSNS D2 R N 44
SENSE DIFFPAIR	THERM 1T01 45S	THERM	TBTTHMSNS D2 P 44
SENSE DIFFPAIR	THERM 1T01 45S	THERM	TBTTHMSNS D2 N 44
SENSE DIFFPAIR	THERM 1T01 45S	THERM	TBT MLBBOT THMSNS P 44
SENSE DIFFPAIR	THERM 1T01 45S	THERM	TBT MLBBOT THMSNS N 44
SENSE DIFFPAIR	THERM 1T01 45S	THERM	MLBBOT THMSNS D3 P 44
SENSE DIFFPAIR	THERM 1T01 45S	THERM	MLBBOT THMSNS D3 N 44
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	TBDTHMSNS D2 P 44
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	TBDTHMSNS D2 N 44
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	CPUTHMSNS D2 P 44
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	CPUTHMSNS D2 N 44
SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	CPUVCCIO50 CS N 44
SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	CPUVCCIO50 CS P 44
SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	CPUVR ISNS1 P 42 52
SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	CPUVR ISNS1 N 42 52
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	CPUVR ISNS2 P 42 52
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	CPUVR ISNS2 N 42 52
SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	CPUVR ISNS1 P R 42 43
SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	CPUVR ISNS1 N R 42 43
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	CPUVR ISUM R P 42
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	CPUVR ISUM R N 42
SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	ISNS CPUDDR P 42
SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	ISNS CPUDDR N 42
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS P3V3S5 N 42
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS P3V3S5 P 42
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS 3V3_S0 P 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS 3V3_S0 N 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS CAMERA P 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS CAMERA N 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS P3V3_S0 N 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS P3V3_S0 P 41
SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	ISNS 1V05_S0 P 42 55
SENSE DIFFPAIR	SENSE 1T01 P2MM	SENSE	ISNS 1V05_S0 N 42 55
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS BMON_GAIN P 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS BMON_GAIN N 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS HS_COMPUTING N 41 43
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS HS_COMPUTING P 41 43
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS HS_OTHER N 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS HS_OTHER P 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS 1V2_S3 N 41 53
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS 1V2_S3 P 41 53
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS AIRPORT N 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS AIRPORT P 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS SSD N 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS SSD P 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS LCDBKLT N 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS LCDBKLT P 41
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS PANEL N 43
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS PANEL P 43
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS HS_GAIN N 43 44
SENSE DIFFPAIR	SENSE 1T01 45S	SENSE	ISNS HS_GAIN P 43 44
AUD DIFF	1T01 DIFFPAIR	AUDIO	SPKRAMP INR P 47 61 65
AUD DIFF	1T01 DIFFPAIR	AUDIO	SPKRAMP INR N 47 61 65
SENSE DIFFPAIR	1T01 DIFFPAIR	AUDIO	MAX98300 R P 47
SENSE DIFFPAIR	1T01 DIFFPAIR	AUDIO	MAX98300 R N 47
SENSE DIFFPAIR	1T01 DIFFPAIR	AUDIO	SPKRAMP ROUT P 47 64
SENSE DIFFPAIR	1T01 DIFFPAIR	AUDIO	SPKRAMP ROUT N 47 64
SENSE DIFFPAIR	SB POWER	SENSE	PP3V3_S5 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
SENSE DIFFPAIR	SB POWER	SENSE	PP3V3_S0 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
	GND	SENSE	GND



SYNC MASTER=J41\_MLB SYNC DATE=12/07/2012

Project Specific Constraints

Apple Inc.

DRAWING NUMBER: <SCH\_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 118 OF 121

SHEET: 74 OF 76

www.laptop-schematics.com

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD 45SE	*	=45 OHM SE	=45 OHM SE	=45 OHM SE	=45 OHM SE		

www.laptop-schematics.com

SD Card Net Properties

ELECTRICAL CONSTRAINT SET	PHYSICAL	NET TYPE	SPACING
SDATA	SD 45SE	SDCONN DATA<0..3>	33 34
SDCLK	SD 45SE	SDCONN CLK	33 34
SDWP	SD 45SE	SDCONN WP	33 34
SDCMD	SD 45SE	SDCONN CMD	33 34
SDDETECT	SD 45SE	SDCONN DETECT L	33 34
SDSPI	SD 45SE	SD SPI CLK	34
SDSPII	SD 45SE	SD SPI CS I	34
SDSPIM	SD 45SE	SD SPI MISO	34
SDSPIR	SD 45SE	SD SPI MISO	34
SDCLK25M_X1	CLK 25M 45S	SDCLK CLK 25M X1	34 69
SDCLK25M_X2	CLK 25M 45S	SDCLK CLK25M X2 R	34 69

www.laptop-schematics.com

SYNC MASTER=CONSTRAINTS		SYNC DATE=09/25/2012	
Project Specific Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	119 OF 121
		SHEET	75 OF 76

8

7

6

5

4

3

2

1

D

D

C


C

B

B

A

A

SYNC MASTER=141.MLB		SYNC DATE=07/03/2012	
PAGE TITLE			
Reference			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	<BRANCH>		
	PAGE	121 OF 121	
	SHEET	76 OF 76	

8

7

6

5

4

3

2

1